Daniel,
your ppgtt branch commit hardlocks my machine (SNB Mobile GT2+) as soon as I
fire up X with a black screen. No crashdumps/syslogs :( Kernel params are:
intel_iommu=off pcie_aspm=force i915.i915_enable_rc6=1. neither
i915.semaphores=1 changes that nor does dmesg yield anything fancy.
On Thu, 17 Nov 2011 10:55:39 +0800, Zhigang Gong
zhigang.g...@linux.intel.com wrote:
Now glamor was extracted from the xorg and be a separate library. Please
checkout glamor at : git://people.freedesktop.org/~gongzg/glamor.
This library implements two modules glamor and glamor_egl which are
Oops, sorry for wasting your time, wrong branch. Can you try the
for-poland one? And also please try what happens when enabling the
iommu.
Thanks, Daniel
On Thu, Nov 17, 2011 at 09:57, Nicolas Kalkhof nkalk...@web.de wrote:
Daniel,
your ppgtt branch commit hardlocks my machine (SNB Mobile
On Thu, Nov 17, 2011 at 01:17, Eugeni Dodonov eugeni.dodo...@intel.com wrote:
This allows to enable semaphores by default on devices which support them.
By default, let's enable them on IVB only for now. When DMAR issues on SNB
will be solved, we can enable them on SNB as well.
For IVB, it
-Original Message-
From: Chris Wilson [mailto:ch...@chris-wilson.co.uk]
Sent: Thursday, November 17, 2011 5:20 PM
To: Zhigang Gong; intel-gfx@lists.freedesktop.org
Subject: RE: [PATCH 0/2] Introduce Glamor to UXA framework.
On Thu, 17 Nov 2011 10:55:39 +0800, Zhigang Gong
On Thu, 17 Nov 2011 18:49:49 +0800, Zhigang Gong
zhigang.g...@linux.intel.com wrote:
-Original Message-
From: Chris Wilson [mailto:ch...@chris-wilson.co.uk]
Sent: Thursday, November 17, 2011 5:20 PM
To: Zhigang Gong; intel-gfx@lists.freedesktop.org
Subject: RE: [PATCH 0/2]
-Original Message-
From: Chris Wilson [mailto:ch...@chris-wilson.co.uk]
Sent: Thursday, November 17, 2011 6:57 PM
To: Zhigang Gong; intel-gfx@lists.freedesktop.org
Subject: RE: [PATCH 0/2] Introduce Glamor to UXA framework.
On Thu, 17 Nov 2011 18:49:49 +0800, Zhigang Gong
On 10/11/11 21:43, James M. Leddy wrote:
It can be worked around by using vesafb instead of i915.
Telling Xorg to use vesa instead of intel as a driver does work but
resolution on a 23'' monitor is extremelly poor (1280 x 1024) instead of
1080p.
--
PMatos
On Wed, 16 Nov 2011 18:14:55 +0100, Takashi Iwai ti...@suse.de wrote:
While refactoring of backlight control code in commit [a95735569:
drm/i915: Refactor panel backlight controls], the handling of the bit
0 of duty-cycle was gone except for pineview. This resulted in invalid
register values
At Wed, 16 Nov 2011 22:15:41 -0800,
Keith Packard wrote:
On Wed, 16 Nov 2011 18:14:55 +0100, Takashi Iwai ti...@suse.de wrote:
While refactoring of backlight control code in commit [a95735569:
drm/i915: Refactor panel backlight controls], the handling of the bit
0 of duty-cycle was gone
Hi Daniel,
no problem :). Your patches look good! No hangs or stalls so far with
semaphores and rc6 switched on. However I had to disable intel_iommu since it
freezes my box shortly after firing up X :(.
One other thing still remains: Since the merges for kernel 3.2 came in late
october, my
On Wed, 28 Sep 2011 11:57:24 +0200, Daniel Vetter daniel.vet...@ffwll.ch
wrote:
+ char __user *end = uaddr + size - 1;
...
+ if (ret == 0) {
+ if (((unsigned long)uaddr PAGE_MASK) !=
+ ((unsigned long)end PAGE_MASK))
+
On Wed, 16 Nov 2011 10:58:03 +0100, Takashi Iwai ti...@suse.de wrote:
When the brightness property is inquired while the backlight is disabled,
the driver returns a wrong value (zero) because it probes the value after
the backlight was turned off. This caused a black screen even after the
On Wed, 2011-11-16 at 16:29 -0800, Keith Packard wrote:
The Ivybridge eDP control register looks like a cross between a
Cougarpoint PCH DP control register and a Sandybridge eDP control
register.
Your silicon people worry me.
+/* IVB */
+#define EDP_LINK_TRAIN_400MV_0DB_IVB (0x24
+ /*
+ * We can take a larger source and scale it down, but
+ * only so much... 16x is the max on SNB.
+ */
+ if (((src_w * src_h) / (crtc_w * crtc_h)) intel_plane-max_downscale)
+ return -EINVAL;
+
[Lan, Hai] if crtc_w or crtc_h = 0, the drm driver will
On Thu, 17 Nov 2011 17:45:40 -0500, Adam Jackson a...@redhat.com wrote:
Your silicon people worry me.
In any case, the changes are mostly to move bits around so that there
are two bits for pipe select
I don't even. Unless you're looking at some other version of the DP
spec than me, I was
16 matches
Mail list logo
