On Wed, Jul 09, 2014 at 10:09:00AM +0530, Deepak S wrote:
On Monday 07 July 2014 02:35 PM, Daniel Vetter wrote:
On Tue, Jun 24, 2014 at 05:22:17PM +0530, Deepak S wrote:
Hi Chris/Daniel,
The patch is helping in some of the side-effects due to gpu boost. I
still need to get more data. I
On Mon, Jul 07, 2014 at 06:21:48PM -0700, Matt Roper wrote:
This should hopefully simplify the display code slightly and also
solves at least one mistake in intel_pipe_set_base() where
to_intel_framebuffer(fb)-obj is referenced during local variable
initialization, before 'if (!fb)' gets
On Mon, Jul 07, 2014 at 09:46:14PM +0200, Hans de Bruin wrote:
Hi,
Since the 3.16.0-rc my laptop displays a lower color depth. Gradient
surfaces show a staircase effect where before the gradient was
smooth.
Daniel turned off dithering...
-Chris
--
Chris Wilson, Intel Open Source
On Mon, Jul 07, 2014 at 08:41:47PM +0200, Daniel Vetter wrote:
On Mon, Jun 30, 2014 at 02:10:16PM -0700, Jesse Barnes wrote:
On Thu, 26 Jun 2014 18:23:54 +0100
john.c.harri...@intel.com wrote:
I think no_flush would be more in line with some of the other
functions in the kernel. wo makes
The console subsystem only provides a function to switch to a given
console, but we want to actually only switach away from vgacon.
Unconditionally switching to the dummy console resulted in switching
away from fbcon in multi-gpu setups when other gpu drivers are loaded
before i915.
Then either
Some Thinkpad laptops' firmware will initiate a backlight level change
request through operation region on the events of AC plug/unplug, but
since we are not using firmware's interface to do the backlight setting
on these affected laptops, we do not want the firmware to use some
arbitrary value
On Mon, Jul 07, 2014 at 10:53:16PM -0400, Ed Tomlinson wrote:
Hi Daniel,
The patch below also works. You can use my Tested By for it.
Thanks a lot for testing, patch submitted and should get forwarded asap.
Thanks
Ed Tomlinson edt...@gmail.com
PS. I _really_ need to get a serial
On Tue, Jul 08, 2014 at 10:08:37AM +0200, Daniel Vetter wrote:
The console subsystem only provides a function to switch to a given
console, but we want to actually only switach away from vgacon.
Unconditionally switching to the dummy console resulted in switching
away from fbcon in multi-gpu
On Wed, Jul 09, 2014 at 10:09:00AM +0530, Deepak S wrote:
On Monday 07 July 2014 02:35 PM, Daniel Vetter wrote:
On Tue, Jun 24, 2014 at 05:22:17PM +0530, Deepak S wrote:
Hi Chris/Daniel,
The patch is helping in some of the side-effects due to gpu boost. I
still need to get more data. I
On Tue, Jul 08, 2014 at 01:39:23AM +0200, Rafael J. Wysocki wrote:
On 7/8/2014 1:13 AM, Rafael J. Wysocki wrote:
On 6/24/2014 5:12 PM, Imre Deak wrote:
On Tue, 2014-06-24 at 17:53 +0300, Jani Nikula wrote:
On Tue, 24 Jun 2014, Imre Deak imre.d...@intel.com wrote:
On Tue, 2014-06-24 at 16:54
On Tue, Jul 08, 2014 at 12:15:31AM +0200, Jiri Kosina wrote:
On Mon, 7 Jul 2014, Chris Wilson wrote:
this patch on top of v3.16-rc3-62-gd92a333 makes the resume from ram
regression go away on my machine:
Hm, we could conditionalize this hack on IS_G4X ... Chris, thoughts?
As
On Tue, Jul 08, 2014 at 12:15:31AM +0200, Jiri Kosina wrote:
On Mon, 7 Jul 2014, Chris Wilson wrote:
this patch on top of v3.16-rc3-62-gd92a333 makes the resume from ram
regression go away on my machine:
Hm, we could conditionalize this hack on IS_G4X ... Chris, thoughts?
As
From: Tim Gore tim.g...@intel.com
kms_univeral_plane is a new test that requires cairo.
I have added it to the list of tests not to build on
Android unless ANDROID_HAS_CAIRO is set.
Signed-off-by: Tim Gore tim.g...@intel.com
---
tests/Android.mk | 3 ++-
1 file changed, 2 insertions(+), 1
On Tue, Jul 08, 2014 at 10:04:28AM +0100, tim.g...@intel.com wrote:
From: Tim Gore tim.g...@intel.com
kms_univeral_plane is a new test that requires cairo.
I have added it to the list of tests not to build on
Android unless ANDROID_HAS_CAIRO is set.
Signed-off-by: Tim Gore
On Thu, Jul 03, 2014 at 03:38:34PM +, Mateo Lozano, Oscar wrote:
-Original Message-
From: Intel-gfx [mailto:intel-gfx-boun...@lists.freedesktop.org] On Behalf
Of oscar.ma...@intel.com
Sent: Thursday, July 03, 2014 4:28 PM
To: intel-gfx@lists.freedesktop.org
Subject:
On Tue, Jul 08, 2014 at 07:47:13AM +0100, Chris Wilson wrote:
On Mon, Jul 07, 2014 at 06:21:48PM -0700, Matt Roper wrote:
This should hopefully simplify the display code slightly and also
solves at least one mistake in intel_pipe_set_base() where
to_intel_framebuffer(fb)-obj is referenced
On Tue, Jul 08, 2014 at 11:51:18AM +0200, Daniel Vetter wrote:
On Tue, Jul 08, 2014 at 07:47:13AM +0100, Chris Wilson wrote:
On Mon, Jul 07, 2014 at 06:21:48PM -0700, Matt Roper wrote:
This should hopefully simplify the display code slightly and also
solves at least one mistake in
On Tue, Jul 08, 2014 at 11:29:17AM +0200, Daniel Vetter wrote:
On Thu, Jul 03, 2014 at 03:38:34PM +, Mateo Lozano, Oscar wrote:
-Original Message-
From: Intel-gfx [mailto:intel-gfx-boun...@lists.freedesktop.org] On Behalf
Of oscar.ma...@intel.com
Sent: Thursday, July 03,
On Tue, Jul 08, 2014 at 10:39:26AM +0100, Chris Wilson wrote:
On Thu, Jul 03, 2014 at 04:27:58PM +0100, oscar.ma...@intel.com wrote:
From: Oscar Mateo oscar.ma...@intel.com
This is preparatory work for Execlists: we plan to use it later to
allocate our own context objects (since Logical
On Tue, Jul 08, 2014 at 11:06:49AM +0100, Chris Wilson wrote:
On Tue, Jul 08, 2014 at 11:51:18AM +0200, Daniel Vetter wrote:
On Tue, Jul 08, 2014 at 07:47:13AM +0100, Chris Wilson wrote:
On Mon, Jul 07, 2014 at 06:21:48PM -0700, Matt Roper wrote:
This should hopefully simplify the
On Tue, Jul 08, 2014 at 10:40:30AM +0100, Chris Wilson wrote:
For whatever reason, MI_DISPLAY_FLIP fails to change tiling mode on
Baytrail, so just use CPU driven mmio flips instead.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=76176
Signed-off-by: Chris Wilson
On Tuesday, July 08, 2014 04:09:25 PM Aaron Lu wrote:
Some Thinkpad laptops' firmware will initiate a backlight level change
request through operation region on the events of AC plug/unplug, but
since we are not using firmware's interface to do the backlight setting
on these affected laptops,
On Tue, 8 Jul 2014, Chris Wilson wrote:
I actually tried to introduce rather large delays between individual
I915_WRITE() calls in the ring initialization sequence a couple weeks ago
already, but it resulted in complete machine lockup (which is worse than
my usual symptoms) during
On Tue, Jul 08, 2014 at 02:46:57PM +0200, Jiri Kosina wrote:
On Tue, 8 Jul 2014, Chris Wilson wrote:
I actually tried to introduce rather large delays between individual
I915_WRITE() calls in the ring initialization sequence a couple weeks ago
already, but it resulted in complete
On Tue, 8 Jul 2014, Chris Wilson wrote:
Tried on top of current Linus' tree, and no improvement. ring
initialization failure upon resume, and window redrawing hosed.
Which error during ring-init are you hitting?
It's still the same I reported in
Hi
On Tue, Jul 8, 2014 at 10:08 AM, Daniel Vetter daniel.vet...@ffwll.ch wrote:
The console subsystem only provides a function to switch to a given
console, but we want to actually only switach away from vgacon.
Unconditionally switching to the dummy console resulted in switching
away from
2014-07-07 17:01 GMT-03:00 clinton.a.tay...@intel.com:
From: Clint Taylor clinton.a.tay...@intel.com
The panel power sequencer on vlv doesn't appear to accept changes to its
T12 power down duration during warm reboots. This change forces a delay
for warm reboots to the T12 panel timing as
2014-07-07 18:23 GMT-03:00 Daniel Vetter dan...@ffwll.ch:
On Fri, Jul 04, 2014 at 11:50:29AM -0300, Paulo Zanoni wrote:
From: Paulo Zanoni paulo.r.zan...@intel.com
If we enable unclaimed register reporting on Gen 8, we will discover
that the IRQ registers for pipes B and C are also on the
On Tue, Jul 8, 2014 at 3:17 PM, David Herrmann dh.herrm...@gmail.com wrote:
On Tue, Jul 8, 2014 at 10:08 AM, Daniel Vetter daniel.vet...@ffwll.ch wrote:
The console subsystem only provides a function to switch to a given
console, but we want to actually only switach away from vgacon.
This should hopefully simplify the display code slightly and also
solves at least one mistake in intel_pipe_set_base() where
to_intel_framebuffer(fb)-obj is referenced during local variable
initialization, before 'if (!fb)' gets checked.
Potential uses of this macro were identified via the
On Tue, Jul 08, 2014 at 11:06:00AM -0300, Paulo Zanoni wrote:
2014-07-07 17:01 GMT-03:00 clinton.a.tay...@intel.com:
From: Clint Taylor clinton.a.tay...@intel.com
The panel power sequencer on vlv doesn't appear to accept changes to its
T12 power down duration during warm reboots. This
On Tue, Jul 08, 2014 at 11:15:03AM -0300, Paulo Zanoni wrote:
2014-07-07 18:23 GMT-03:00 Daniel Vetter dan...@ffwll.ch:
On Fri, Jul 04, 2014 at 11:50:29AM -0300, Paulo Zanoni wrote:
From: Paulo Zanoni paulo.r.zan...@intel.com
If we enable unclaimed register reporting on Gen 8, we will
On 07/08/2014 09:39 AM, Chris Wilson wrote:
On Mon, Jul 07, 2014 at 09:46:14PM +0200, Hans de Bruin wrote:
Hi,
Since the 3.16.0-rc my laptop displays a lower color depth. Gradient
surfaces show a staircase effect where before the gradient was
smooth.
Daniel turned off dithering...
Witch
On Thu, Jul 03, 2014 at 05:33:01PM -0400, Rodrigo Vivi wrote:
From: Deepak S deepa...@linux.intel.com
With RC6 enabled, BYT has an HW issue in determining the right
Gfx busyness.
WA for Turbo + RC6: Use SW based Gfx busy-ness detection to decide
on increasing/decreasing the freq. This logic
On Thu, Jul 03, 2014 at 05:33:03PM -0400, Rodrigo Vivi wrote:
From: Chris Wilson ch...@chris-wilson.co.uk
On g33, the documentation states
HWS_PGA:
Format = Bits 28:12 of graphics memory address (bits 31:29 MBZ).
which translates to that the address of the HWS must be below 256MiB,
On Thu, Jul 03, 2014 at 05:32:56PM -0400, Rodrigo Vivi wrote:
This is another drm-intel-collector updated notice:
http://cgit.freedesktop.org/~vivijim/drm-intel/log/?h=drm-intel-collector
It was 4 rounds out of date what made it hard to get old patches. However
Daniel and Jani didn't
From: Brad Volkin bradley.d.vol...@intel.com
This is useful for testing the batch pool code with aliasing PPGTT.
It doesn't work with full PPGTT though; the GPU hangs and the whole
UI is corrupted. We need fixes for the secure dispatch path to
enable this for real.
v2: rebase on shadow_batch_obj
From: Brad Volkin bradley.d.vol...@intel.com
This is v2 of the series I sent here:
http://lists.freedesktop.org/archives/intel-gfx/2014-June/047609.html
I believe that I've addressed all of the feedback except
* I didn't move the allocation of the shadow batch buffer into parse_cmds(). It
From: Brad Volkin bradley.d.vol...@intel.com
This adds a small module for managing a pool of batch buffers.
The only current use case is for the command parser, as described
in the kerneldoc in the patch. The code is simple, but separating
it out makes it easier to change the underlying
From: Brad Volkin bradley.d.vol...@intel.com
This patch sets up all of the tracking and copying necessary to
use batch pools with the command parser, but does not actually
dispatch the copied (shadow) batch to the hardware yet. We still
aren't quite ready to set the secure bit during dispatch.
From: Brad Volkin bradley.d.vol...@intel.com
Previously we couldn't trust the user-supplied batch length because
it came directly from userspace (i.e. untrusted code). It would have
affected what commands software parsed without regard to what hardware
would actually execute, leaving a potential
From: Brad Volkin bradley.d.vol...@intel.com
It provides some useful information about the buffers in
the global command parser batch pool.
v2: rebase on global pool instead of per-ring pools
Signed-off-by: Brad Volkin bradley.d.vol...@intel.com
---
drivers/gpu/drm/i915/i915_debugfs.c | 41
On 07/08/2014 08:48 PM, Rafael J. Wysocki wrote:
On Tuesday, July 08, 2014 04:09:25 PM Aaron Lu wrote:
Some Thinkpad laptops' firmware will initiate a backlight level change
request through operation region on the events of AC plug/unplug, but
since we are not using firmware's interface to do
43 matches
Mail list logo