tatus;
> dma_dev->device_issue_pending = mv_xor_issue_pending;
> -dma_dev->dev = >dev;
>
> /* set prep routines based on capability */
> if (dma_has_cap(DMA_INTERRUPT, dma_dev->cap_mask))
The patch is fine and it fix
On 2019-02-15 10:22 a.m., John David Anglin wrote:
> On 2019-02-14 12:58 p.m., Robin Murphy wrote:
>> Hmm, having felt brave enough to take a closer look, it might actually be as
>> simple as this - Dave, are you able to give the diff below a spin?
> Still crashes but in sligh
0x80c0
// #32960
ff8010630488: aa1503e0 mov x0, x21
ff801063048c: f9003035 str x21, [x1, #96]
ff8010630490: 72a00c02 movk w2, #0x60, lsl #16
ff8010630494: d2806a01 mov x1, #0x350
...
Dave
--
John
On 2019-02-14 12:58 p.m., Robin Murphy wrote:
> Hmm, having felt brave enough to take a closer look, it might actually be as
> simple as this - Dave, are you able to give the diff below a spin?
Yes.
--
John David Anglin dave.ang...@be
in this patchset.
Possibly, the code should use flush_kernel_vmap_range() as it purges the
TLB entries used
for the cache flush. Some of the routines in pci-dma.c currently use it.
Dave
--
John David Anglin dave.ang...@bell.net
___
iommu mailing list
iommu
