We are soon going to play with TCR_EL1.EPD{0,1}, so let's add the
relevant definitions.

Signed-off-by: Marc Zyngier <marc.zyng...@arm.com>
---
 arch/arm64/include/asm/pgtable-hwdef.h | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/arm64/include/asm/pgtable-hwdef.h 
b/arch/arm64/include/asm/pgtable-hwdef.h
index 1d7d8da2ef9b..a7d5d6e459eb 100644
--- a/arch/arm64/include/asm/pgtable-hwdef.h
+++ b/arch/arm64/include/asm/pgtable-hwdef.h
@@ -224,6 +224,8 @@
 #define TCR_TxSZ_WIDTH         6
 #define TCR_T0SZ_MASK          (((UL(1) << TCR_TxSZ_WIDTH) - 1) << 
TCR_T0SZ_OFFSET)
 
+#define TCR_EPD0_SHIFT         7
+#define TCR_EPD0_MASK          (UL(1) << TCR_EPD0_SHIFT)
 #define TCR_IRGN0_SHIFT                8
 #define TCR_IRGN0_MASK         (UL(3) << TCR_IRGN0_SHIFT)
 #define TCR_IRGN0_NC           (UL(0) << TCR_IRGN0_SHIFT)
@@ -231,6 +233,8 @@
 #define TCR_IRGN0_WT           (UL(2) << TCR_IRGN0_SHIFT)
 #define TCR_IRGN0_WBnWA                (UL(3) << TCR_IRGN0_SHIFT)
 
+#define TCR_EPD1_SHIFT         23
+#define TCR_EPD1_MASK          (UL(1) << TCR_EPD1_SHIFT)
 #define TCR_IRGN1_SHIFT                24
 #define TCR_IRGN1_MASK         (UL(3) << TCR_IRGN1_SHIFT)
 #define TCR_IRGN1_NC           (UL(0) << TCR_IRGN1_SHIFT)
-- 
2.19.1

_______________________________________________
kvmarm mailing list
kvmarm@lists.cs.columbia.edu
https://lists.cs.columbia.edu/mailman/listinfo/kvmarm

Reply via email to