Some implementation of UFS host controller HW might have some non-standard
behaviours (quirks) when compared to behaviour specified by UFSHCI
specification. This patch add support to allow specifying all such quirks
to standard UFS host controller driver so standard driver takes them into
Sometimes, specific information about the UFS controller revision is
required in order to determine certain operations or execute
controller dependent quirks.
In order to avoid reading the controller revision multiple times,
we simply read it once and save this information in internal
On Mon, 06 Apr 2015, Bjorn Andersson wrote:
Add the regulator subnodes to the Qualcomm RPM MFD device tree bindings.
Reviewed-by: Stephen Boyd sb...@codeaurora.org
Signed-off-by: Bjorn Andersson bjorn.anders...@sonymobile.com
---
Changes since v2:
- s/notes/nodes from Stephen
Hi
On 04/05/2015 08:24 PM, Joe Perches wrote:
These structs can be const, so make them const.
Miscellanea:
o Add static to struct uart_ops declaration in bfin_sport_uart
Signed-off-by: Joe Perches j...@perches.com
---
[...]
for
drivers/tty/serial/st-asc.c | 2 +-
On Mon, Apr 06, 2015 at 04:33:57PM -0700, Bjorn Andersson wrote:
The driver itself should not flag regulators as being DRMS compatible,
this should come from board or dt files.
I'm missing patch 1, please check and resend.
signature.asc
Description: Digital signature
On Sunday 05 April 2015 11:55 PM, Joe Perches wrote:
These structs can be const, so make them const.
Miscellanea:
o Add static to struct uart_ops declaration in bfin_sport_uart
Signed-off-by: Joe Perches j...@perches.commailto:j...@perches.com
---
On Sun, 2015-04-05 at 00:04 +0200, Stefan
On Tue, Mar 31, 2015 at 11:37 AM, Ivan T. Ivanov ivan.iva...@linaro.org wrote:
Add compatible string definitions and supported pin functions.
Signed-off-by: Ivan T. Ivanov ivan.iva...@linaro.org
Björn, can you ACK/look at this?
Yours,
Linus Walleij
--
To unsubscribe from this list: send the
According to documents The RFR_LEVEL1 in UART_DM_MR1 can be
programmed in bits 31:8 but the masks only bits 17:8.
Correct the same.
Signed-off-by: Pramod Gurav gpra...@codeaurora.org
---
drivers/tty/serial/msm_serial.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git
On Tue, Apr 7, 2015 at 4:11 AM, Mark Brown broo...@kernel.org wrote:
On Mon, Apr 06, 2015 at 04:33:57PM -0700, Bjorn Andersson wrote:
The driver itself should not flag regulators as being DRMS compatible,
this should come from board or dt files.
I'm missing patch 1, please check and resend.
When we introduced the parent_map tables, we missed to update some
of the functions where mapping is translated. Fix this.
Signed-off-by: Georgi Djakov georgi.dja...@linaro.org
---
Changes since v1:
* Pass parent map to _freq_tbl_determine_rate()
drivers/clk/qcom/clk-rcg.c | 26
On Thu, Apr 02, 2015 at 10:29:52AM -0400, Rob Clark wrote:
So, from a quick look, it seems like there is a lot of potential to
split the v4l part out into some drm helpers.. it looks pretty
generic(ish), or at least it could be with some strategically placed
vfuncs in drm_v4l2_helper_funcs.
If the GEM object is imported, drm_prime_gem_destroy needs to be
called to clean up dma buffer related information.
Signed-off-by: Jilai Wang jil...@codeaurora.org
---
drivers/gpu/drm/msm/msm_gem.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/msm/msm_gem.c
Add writeback support in msm kms framework.
V1: Initial change
V2: Address Rob/Paul/Emil's comments
Signed-off-by: Jilai Wang jil...@codeaurora.org
---
drivers/gpu/drm/msm/Kconfig | 10 +
drivers/gpu/drm/msm/Makefile | 7 +
On 03/30, Srinivas Kandagatla wrote:
@@ -130,6 +138,37 @@ static struct class eeprom_class = {
.dev_release= eeprom_release,
};
+static int of_eeprom_match(struct device *dev, const void *eeprom_np)
+{
+ return dev-of_node == eeprom_np;
+}
+
+static struct eeprom_device
On Tue, Apr 07, 2015 at 06:35:49PM +0100, Srinivas Kandagatla wrote:
On 06/04/15 16:04, Matt Porter wrote:
On Mon, Apr 06, 2015 at 09:11:05AM -0500, Rob Herring wrote:
The generic binding could really use a read-only property here as this
is a common hardware attribute for many nvmem devices.
On 07/04/15 18:46, Mark Brown wrote:
On Tue, Apr 07, 2015 at 06:35:49PM +0100, Srinivas Kandagatla wrote:
On 06/04/15 16:04, Matt Porter wrote:
On Mon, Apr 06, 2015 at 09:11:05AM -0500, Rob Herring wrote:
The generic binding could really use a read-only property here as this
is a common
On Tue, Apr 07, 2015 at 07:03:30PM +0100, Srinivas Kandagatla wrote:
On 07/04/15 18:46, Mark Brown wrote:
On Tue, Apr 07, 2015 at 06:35:49PM +0100, Srinivas Kandagatla wrote:
On 06/04/15 16:04, Matt Porter wrote:
On Mon, Apr 06, 2015 at 09:11:05AM -0500, Rob Herring wrote:
The generic
Thanks Stephen for review,
On 07/04/15 19:45, Stephen Boyd wrote:
On 03/30, Srinivas Kandagatla wrote:
@@ -130,6 +138,37 @@ static struct class eeprom_class = {
.dev_release= eeprom_release,
};
+static int of_eeprom_match(struct device *dev, const void *eeprom_np)
+{
+
On 04/07/15 06:47, Pramod Gurav wrote:
According to documents The RFR_LEVEL1 in UART_DM_MR1 can be
That is UART_DM_MR1
programmed in bits 31:8 but the masks only bits 17:8.
Correct the same.
Signed-off-by: Pramod Gurav gpra...@codeaurora.org
---
drivers/tty/serial/msm_serial.h | 2 +-
1
Hi Andy,
-Original Message-
From: linux-arm-kernel [mailto:linux-arm-kernel-
boun...@lists.infradead.org] On Behalf Of Andy Gross
Sent: Tuesday, April 07, 2015 10:37 AM
To: Sricharan R
Cc: srich...@qti.qualcomm.com; devicet...@vger.kernel.org; linux-arm-
m...@vger.kernel.org;
On Tue, Mar 31, 2015 at 2:37 AM, Ivan T. Ivanov ivan.iva...@linaro.org wrote:
Add compatible string definitions and supported pin functions.
Signed-off-by: Ivan T. Ivanov ivan.iva...@linaro.org
---
[..]
diff --git a/include/dt-bindings/pinctrl/qcom,pmic-gpio.h
21 matches
Mail list logo
