> -Original Message-
> From: Mike Surcouf [mailto:mps.surcouf.l...@gmail.com]
> Sent: Friday, September 26, 2014 9:52 PM
> To: Thomas Shao
> Cc: gre...@linuxfoundation.org; linux-kernel@vger.kernel.org;
> driverdev-de...@linuxdriverproject.org; Olaf Hering; Robo Bot;
>
Hi,
On Fri, Sep 26, 2014 at 01:27:03PM +0200, Krzysztof Kozlowski wrote:
> NULL pointer exception happens during charger-manager probe if
> 'cm-fuel-gauge' property is not present.
>
> ...
>
> Signed-off-by: Krzysztof Kozlowski
> Cc:
> Fixes: 856ee6115e2d ("charger-manager: Support deivce
On Fri, Sep 26, 2014 at 7:10 AM, Peter Hurley wrote:
> [ +cc Leann Ogasawara, Marek Szyprowski, Kyungmin Park, Arnd Bergmann ]
>
> On 09/26/2014 08:40 AM, Rik van Riel wrote:
>> On 09/26/2014 08:28 AM, Rob Clark wrote:
>>> On Fri, Sep 26, 2014 at 6:45 AM, Thomas Hellstrom
>>> wrote:
On
Ok, they will be posted separately.
Thanks
On Wed, Sep 24, 2014 at 12:45 AM, Alex Williamson
wrote:
> On Tue, 2014-09-23 at 16:46 +0200, Antonios Motakis wrote:
>> As already demonstrated with PCI [1] and the platform bus [2], a
>> driver_override property in sysfs can be used to bypass the id
On Fri, 2014-09-26 at 06:32 -0700, Guenter Roeck wrote:
> On 09/26/2014 12:59 AM, Stefan Kristiansson wrote:
> > On Fri, Sep 26, 2014 at 08:30:57AM +0200, Geert Uytterhoeven wrote:
> >> Hi Günther,
> >>
> >> [cc openrisc]
> >>
> >> On Thu, Sep 25, 2014 at 10:25 PM, Guenter Roeck wrote:
> >>> New
Russell King - ARM Linux writes:
> On Fri, Sep 26, 2014 at 11:29:56AM +0200, Thomas Gleixner wrote:
>> On Thu, 25 Sep 2014, Kevin Hilman wrote:
>> > Maybe I'm missing something, or maybe we're just lucky and nobody uses
>> > them together, but irq_set_affinity_notifier() only allows a single
>>
On Wed, Sep 24, 2014 at 1:11 AM, Alex Williamson
wrote:
> On Tue, 2014-09-23 at 16:46 +0200, Antonios Motakis wrote:
>> Enable building the VFIO AMBA driver. VFIO_AMBA depends on VFIO_PLATFORM,
>> since it is sharing a portion of the code, and it is essentially implemented
>> as a platform device
On 09/24, Frederic Weisbecker wrote:
>
> Jacob Shin (4):
> perf/x86/amd: AMD support for bp_len > HW_BREAKPOINT_LEN_8
> perf tools: allow user to specify hardware breakpoint bp_len
> perf tools: add hardware breakpoint bp_len test cases
> perf/x86: Remove get_hbp_len and
Hi Daniel,
On 09/26/2014 02:04 AM, Daniel Lezcano wrote:
> On 09/18/2014 04:59 PM, Nathan Lynch wrote:
>> The arm and arm64 VDSOs need CP15 access to the architected counter.
>> If this is unavailable (which is allowed by ARM v7), indicate this by
>> changing the clocksource name to
On Fri, 2014-09-26 at 15:38 +0100, Namhyung Kim wrote:
> > Then I have loads of normal normal samples, timestamped with sched clock
> > only, and every now and then one with both timestamps which then I can
> > use for time correlation. The whole point is that the frequency of such
> >
Now there is no user of x86_io_apic_ops.setup_entry anymore, so kill it.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/io_apic.h |4
arch/x86/include/asm/irq_remapping.h | 13 -
arch/x86/include/asm/x86_init.h |3 ---
arch/x86/kernel/apic/io_apic.c
From: Stephen Rothwell
Fixes signal-use-build_bug-instead-of-_nsig_words_is_unsupported_size.patch
which caused the build failure on powerpc.
Add missing "include " which defines BUILD_BUG()
used by that patch.
Signed-off-by: Stephen Rothwell
Signed-off-by: Oleg Nesterov
---
Now we have converted to hierarchy irqdomain, so clean up unused code.
Signed-off-by: Jiang Liu
---
drivers/iommu/intel_irq_remapping.c | 186 +--
1 file changed, 1 insertion(+), 185 deletions(-)
diff --git a/drivers/iommu/intel_irq_remapping.c
To support legacy ISA IRQs, we need to preallocate irq_cfg structures
for legacy ISA IRQs. Refine the way to allocate irq_cfg for legacy ISA
IRQs, so it's more friend to hierarchy irqdomain implementation.
Signed-off-by: Jiang Liu
---
arch/x86/kernel/apic/io_apic.c | 13 +---
Now we have converted to hierarchy irqdomain, so kill unused old IOAPIC
irqdomain interfaces and code.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/io_apic.h |4 -
arch/x86/kernel/apic/io_apic.c | 199
2 files changed, 203 deletions(-)
diff
There's no user of irq_alloc_hwirqs(), irq_alloc_hwirq(), irq_free_hwirqs()
and irq_free_hwirq() anymore, so kill GENERIC_IRQ_LEGACY_ALLOC_HWIRQ and
related code.
Signed-off-by: Jiang Liu
---
arch/x86/Kconfig |1 -
arch/x86/kernel/apic/vector.c | 34
Now we have converted to hierarchy irqdomain, so clean up unused code.
Signed-off-by: Jiang Liu
---
drivers/iommu/amd_iommu.c | 144 -
1 file changed, 144 deletions(-)
diff --git a/drivers/iommu/amd_iommu.c b/drivers/iommu/amd_iommu.c
index
Now there is no user of x86_io_apic_ops.eoi_ioapic_pin anymore, so kill
it.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/io_apic.h |7 ---
arch/x86/include/asm/x86_init.h |1 -
arch/x86/kernel/apic/io_apic.c | 38 +-
On Fri, Sep 26, 2014 at 6:23 AM, Peter Zijlstra wrote:
>> This is a replica of "[PATCH 1/2] dprio" (posted yesterday for 3.16.3)
>> rebased now for the current tip (3.17.0-rc6).
>>
> 2 lines of changelog for a ~1300 line patch, you must be kidding, right?
>
> What problem is it solving and why
Now there is no user of x86_io_apic_ops.print_entries anymore, so kill
it.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/io_apic.h |3 ---
arch/x86/include/asm/x86_init.h |1 -
arch/x86/kernel/apic/io_apic.c |8
arch/x86/kernel/x86_init.c |1 -
Now we have converted to hierarchy irqdomain, so clean up unused code.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/irq_remapping.h | 23 --
arch/x86/kernel/apic/vector.c|1 -
drivers/iommu/irq_remapping.c| 36 --
On 14/09/24, Stephen Rothwell wrote:
> Hi all,
>
> Today's linux-next merge of the tip tree got a conflict in
> arch/x86/kernel/entry_64.S between commit b4f0d3755c5e ("audit: x86:
> drop arch from __audit_syscall_entry() interface") from the audit tree
> and commit 1dcf74f6edfc ("x86_64, entry:
Convert IOAPIC driver to support and use hierarchy irqdomain interfaces.
It's a little big, but it always break bisectings if we split it into
multiple patches.
Signed-off-by: Jiang Liu
---
arch/x86/kernel/acpi/boot.c| 11 +-
arch/x86/kernel/apic/io_apic.c
Now there is no user of x86_io_apic_ops.set_affinity anymore, so kill
it.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/io_apic.h |4
arch/x86/include/asm/x86_init.h |3 ---
arch/x86/kernel/apic/io_apic.c | 25 +
arch/x86/kernel/x86_init.c |
On Wed, Sep 24, 2014 at 7:00 PM, Alex Williamson
wrote:
> On Tue, 2014-09-23 at 16:46 +0200, Antonios Motakis wrote:
>> This patch allows to set an eventfd for a patform device's interrupt,
>> and also to trigger the interrupt eventfd from userspace for testing.
>>
>> Signed-off-by: Antonios
Now there is no user of irq_cfg.irq_remapped, so kill it.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/hw_irq.h |1 -
drivers/iommu/amd_iommu.c |1 -
drivers/iommu/intel_irq_remapping.c |2 --
3 files changed, 4 deletions(-)
diff --git
On Fri, Sep 26, 2014 at 11:48 AM, Joerg Roedel wrote:
> On Tue, Sep 23, 2014 at 04:46:01PM +0200, Antonios Motakis wrote:
>> Some IOMMUs accept an IOMMU_NOEXEC protection flag in addition to
>> IOMMU_READ and IOMMU_WRITE. Expose this as an IOMMU capability.
>>
>> Signed-off-by: Antonios Motakis
+/*
+ * Locate the page directory and flush the TLB.
+ *
+ * On Quark X1000 CPUs we still have the PGE bit incorrectly set
+ * due to a processor erratum, so __flush_tlb_all() is not yet
+ * doing what it says. Fortunately we have a cr3 flush here,
+ * which is what
Now we have converted to hierarchy irqdomain, so clean up unused
interfaces.
Signed-off-by: Jiang Liu
---
drivers/iommu/irq_remapping.h | 16
1 file changed, 16 deletions(-)
diff --git a/drivers/iommu/irq_remapping.h b/drivers/iommu/irq_remapping.h
index
As people are asking for this patch series to be added, I'm going back
through your comments. I never replied to this email (at least my email
client says I did not).
On Fri, 27 Jun 2014 18:52:04 +0200
Petr Mládek wrote:
> On Fri 2014-06-27 11:39:09, Steven Rostedt wrote:
> > On Fri, 27 Jun
On Fri, Sep 12, 2014 at 09:30:55AM -0700, Paul E. McKenney wrote:
> On Wed, Sep 10, 2014 at 03:12:51PM +0200, Peter Zijlstra wrote:
> > On Tue, Sep 09, 2014 at 09:16:48AM -0700, Paul E. McKenney wrote:
> > > On Tue, Sep 09, 2014 at 11:42:35AM +0200, Peter Zijlstra wrote:
> >
> > > > Paul, why not
There's no caller of alloc_irq_and_cfg_at() anymore, so kill it.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/hw_irq.h |1 -
arch/x86/kernel/apic/vector.c | 21 -
2 files changed, 22 deletions(-)
diff --git a/arch/x86/include/asm/hw_irq.h
Function {assign|clear}_irq_vector() and apic_retrigger_irq() are only
used in file vector.c, so change them as static.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/hw_irq.h |3 ---
arch/x86/kernel/apic/vector.c |7 ---
2 files changed, 4 insertions(+), 6 deletions(-)
diff
Parameter vector_alloc should be set to an integer with:
bit 0: enable allocating CPU vector from CPUs on device local node.
That's to allocate from cpumask_of_node(irq_data->node).
bit 1: enable the default policy, which is to allocate from
apic->target_cpus().
When allocating
Dear Recipient,
You have been awarded the sum of 8,000,000.00 (Eight Million Pounds sterling)
with reference number 77100146 by office of the ministry of finance UK.Send us
your personal details to deliver your funds.
Gloria Peter
--
To unsubscribe from this list: send the line "unsubscribe
Clean up io_apic.h by:
1) moving definition of struct mp_ioapic_gsi into io_apic.c
2) changing mp_pin_to_gsi() and mp_ioapic_gsi_routing() as static
3) killing unused MP_MAX_IOAPIC_PIN
4) killing useless forward declaration
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/io_apic.h | 14
Now there's no user of apic_set_affinity(), so kill it.
Also rename vector_set_affinity() to apic_set_affinity() for consistency.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/hw_irq.h |2 --
arch/x86/kernel/apic/vector.c | 40 +++-
2 files changed,
On Thu, Sep 25, 2014 at 08:59:26PM +0100, Bjorn Helgaas wrote:
> On Thu, Sep 25, 2014 at 12:15 PM, Yinghai Lu wrote:
> > On Tue, Sep 23, 2014 at 12:01 PM, Liviu Dudau wrote:
> >> Before commit 7b5436635800 the pci_host_bridge was created before the root
> >> bus.
> >> As that commit has added a
Introduce mechanism to support different vector allocation policies,
so platform or user may choose the best suitable CPU vector allocation
policy. Currently two policies are supported:
1) allocate CPU vector from cpumask_of_node(dev_to_node(dev))
2) allocate from apic->target_cpus(), this is the
Now there's no user of struct io_apic_irq_attr anymore, so kill it.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/io_apic.h |7 ---
arch/x86/kernel/apic/io_apic.c | 10 --
2 files changed, 17 deletions(-)
diff --git a/arch/x86/include/asm/io_apic.h
Now only amd_iommu.c access irq_2_irte, so move it from hw_irq.h into
amd_iommu.c.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/hw_irq.h | 13 -
drivers/iommu/amd_iommu.c |5 +
2 files changed, 5 insertions(+), 13 deletions(-)
diff --git
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/x86_init.h |6 --
1 file changed, 6 deletions(-)
diff --git a/arch/x86/include/asm/x86_init.h b/arch/x86/include/asm/x86_init.h
index fa6b1b5128ee..3755cd2bbb94 100644
--- a/arch/x86/include/asm/x86_init.h
+++
x86_io_apic_ops.write is always set to native_io_apic_write(),
and nobody overrides it. So get rid of the indirection by changing
native_io_apic_write() as io_apic_write() and killing
x86_io_apic_ops.write.
Do the same for x86_io_apic_ops.modify and native_io_apic_modify().
Signed-off-by: Jiang
Now only intel_irq_remapping.c access irq_2_iommu, so move it from
hw_irq.h into intel_irq_remapping.c.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/hw_irq.h |9 -
drivers/iommu/intel_irq_remapping.c |7 +++
2 files changed, 7 insertions(+), 9 deletions(-)
diff
Now only io_apic.c accesses struct irq_cfg.irq_2_pin, so move irq_2_pin
into struct mp_chip_data in io_apic.c to clean up struct irq_cfg further.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/hw_irq.h |7 --
arch/x86/kernel/apic/io_apic.c | 175 +++-
Now there's no user of setup_timer_IRQ0_pin(), so kill it.
Signed-off-by: Jiang Liu
---
Hi all,
This patch depends on Thomas' work to remove the last caller of
setup_timer_IRQ0_pin(). So the "#if 0" is intended, so it won't block
following up patches.
Regards!
Gerry
---
Introduce helper functions to manipulate struct irq_alloc_info for IOAPIC.
Also add extra parameter to IOAPIC interfaces to prepare for hierarchy
irqdomain. Function mp_set_gsi_attr() will be killed once we have
switched to hierarchy irqdomain.
Signed-off-by: Jiang Liu
---
Implement required callbacks to prepare for enabling hierarchy irqdomain
on IOAPICs. Later we will clean up IOAPIC code a lot by using hierarchy
irqdomain framework.
Signed-off-by: Jiang Liu
---
arch/x86/include/asm/io_apic.h | 10 ++
arch/x86/kernel/apic/io_apic.c | 233
This is the last part to enable support of hierarchy domain on x86
platforms.
It first converts IOAPIC to support hierarchy irqdomain, then cleans
up all unused code and interfaces. It also introduces a kernel boot
parameter to configure CPU vector allocation policies.
It's based on my previous
Ferre
> >
> > This landed in next-20140926, as commit 2dc850b62e5b ("ARM: at91:
> > introduce basic SAMA5D4 support").
> >
> > > diff --git a/arch/arm/Kconfig.debug b/arch/arm/Kconfig.debug
> > > index b11ad54f8d17..7b44db208f10 100644
> > >
Hello Tejun,
(RHEL7 kernel, see config below)
I'm debugging an RCU stall where it seems that the culprit is a kworker
workqueue function that decides to reschedule itself over and over via
schedule_delayed_work with a 0 jiffy delay. If I watch rcudata, I can
see that the CPU currently running
On Fri, Sep 26, 2014 at 09:40:34AM +0200, Stefan Agner wrote:
> This GPIO's are meant to be used from user space by default. The latest
> implementation of imx_pmx_gpio_request_enable not only takes care of the
> muxing, but also applies the whole pad settings. Hence we do not need
> the pinctrl
Current cpuset API for checking if a zone/node is allowed to allocate
from looks rather awkward. We have hardwall and softwall versions of
cpuset_node_allowed with the softwall version doing literally the same
as the hardwall version if __GFP_HARDWALL is passed to it in gfp flags.
If it isn't, the
The callback_mutex is only used to synchronize reads/updates of cpusets'
flags and cpu/node masks. These operations should always proceed fast so
there's no reason why we can't use a spinlock instead of the mutex.
Converting the callback_mutex into a spinlock will let us call
fallback_alloc is called on kmalloc if the preferred node doesn't have
free or partial slabs and there's no pages on the node's free list
(GFP_THISNODE allocations fail). Before invoking the reclaimer it tries
to locate a free or partial slab on other allowed nodes' lists. While
iterating over the
If we fail to allocate from the current node's stock, we look for free
objects on other nodes before calling the page allocator (see
get_any_partial). While checking other nodes we respect cpuset
constraints by calling cpuset_zone_allowed. We enforce hardwall check.
As a result, we will fallback
Hi,
SLAB and SLUB use hardwall cpuset check on fallback alloc, while the
page allocator uses softwall check for all kernel allocations. This may
result in falling into the page allocator even if there are free objects
on other nodes. SLAB algorithm is especially affected: the number of
objects
On 26/09/2014 12:50, Arnd Bergmann :
> On Monday 22 September 2014, Nicolas Ferre wrote:
>
>> Nicolas Ferre (4):
>> ARM: at91: introduce basic SAMA5D4 support
>> ARM: at91: SAMA5D4 SoC detection code and low level routines
>
> This resulted in build failures both in at91x40_defconfig
Hi Masami,
2014-09-26 (금), 20:54 +0900, Masami Hiramatsu:
> (2014/09/26 15:06), Namhyung Kim wrote:
> > Hi Steve,
> >
> > On Wed, 24 Sep 2014 12:08:53 -0400, Steven Rostedt wrote:
> >> On Wed, 24 Sep 2014 10:01:38 -0600
> >> Shuah Khan wrote:
> >>
> >>> I am working on adding the framework for
On 09/26/2014 01:11 AM, Thierry Reding wrote:
On Thu, Sep 04, 2014 at 09:06:48AM -0600, Stephen Warren wrote:
On 09/04/2014 04:05 AM, Bart Tanghe wrote:
No problem. Thanks for the feedback.
I've got some question below.
On 2014-08-25 15:19, Thierry Reding wrote:
Sorry for taking so long to
Clean up a bit the pxa168_eth driver before adding the device tree
support.
Signed-off-by: Antoine Tenart
Acked-by: Arnd Bergmann
---
drivers/net/ethernet/marvell/pxa168_eth.c | 102 +++---
1 file changed, 50 insertions(+), 52 deletions(-)
diff --git
2014-09-26 (금), 11:58 +0100, Pawel Moll:
> On Fri, 2014-09-26 at 07:16 +0100, Namhyung Kim wrote:
> > > It would be doable, I guess, but what
> > > if someone *wants* to have sched clock as the timestamps source (because
> > > it's cheap) but still be able to correlate them with userspace? In this
On Mon, Jan 13, 2014 at 4:19 PM, Suman Anna wrote:
> This patch adds three new OF helper functions to use/request
> locks from a hwspinlock device instantiated through a
> device-tree blob.
>
Hi Ohad, Suman
I'm about to send out some patches that depends on this functionality,
how do we move
Hi all,
This series introduce support for the Ethernet controller on Berlin SoCs,
using the existing pxa168 Ethernet driver. In order to do this, DT
support is added to the driver alongside some other modifications and
fixes.
This has been tested on a Berlin BG2Q DMP board.
Changes since v4:
Add the device tree support to the pxa168_eth driver.
Signed-off-by: Antoine Tenart
Acked-by: Arnd Bergmann
---
drivers/net/ethernet/marvell/pxa168_eth.c | 70 +--
1 file changed, 47 insertions(+), 23 deletions(-)
diff --git
On Fri, Sep 26, 2014 at 04:33:46PM +0200, Antoine Tenart wrote:
> Hi all,
>
> This series introduce support for the Ethernet controller on Berlin SoCs,
> using the existing pxa168 Ethernet driver. In order to do this, DT
> support is added to the driver alongside some other modifications and
>
This adds the binding documentation for the Marvell PXA168 Ethernet
controller, following its DT support.
Signed-off-by: Antoine Tenart
Acked-by: Arnd Bergmann
---
.../devicetree/bindings/net/marvell-pxa168.txt | 36 ++
1 file changed, 36 insertions(+)
create mode
Add a dependency to COMPILE_TEST so that the driver can be compiled for
test purposes.
Signed-off-by: Antoine Tenart
Acked-by: Arnd Bergmann
---
drivers/net/ethernet/marvell/Kconfig | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/net/ethernet/marvell/Kconfig
IEEE 802.3x Ethernet flow control is disabled when bit (1 << 2) is set
in the port status register. Fix the flow control detection in the link
event handling function which was relying on the opposite assumption.
Signed-off-by: Antoine Tenart
Acked-by: Arnd Bergmann
---
Thermal is TS-ADC Controller module supports
user-defined mode and automatic mode.
User-defined mode refers,TSADC all the control signals entirely by
software writing to register for direct control.
Automaic mode refers to the module automatically poll TSADC output,
and the results were
This patch enables the Ethernet port on the Marvell Berlin2Q DMP board.
Signed-off-by: Antoine Tenart
Acked-by: Arnd Bergmann
---
arch/arm/boot/dts/berlin2q-marvell-dmp.dts | 4
1 file changed, 4 insertions(+)
diff --git a/arch/arm/boot/dts/berlin2q-marvell-dmp.dts
Berlin SoCs have an Ethernet controller compatible with the pxa168.
Allow these SoCs to use the pxa168_eth driver.
Signed-off-by: Antoine Tenart
Acked-by: Arnd Bergmann
---
drivers/net/ethernet/marvell/Kconfig | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git
This patch rework the way the MAC address is retrieved. The MAC address
can now, in addition to being random, be set in the device tree or
retrieved from the Ethernet controller MAC address registers. The
probing function will try to get a MAC address in the following order:
- From the device
When changing the MAC address, in addition to updating the dev_addr in
the net_device structure, this patch also update the MAC address
registers (high and low) of the Ethernet controller with the new MAC.
The address stored in these registers is used for IEEE 802.3x Ethernet
flow control, which
Signed-off-by: Caesar Wang
---
arch/arm/boot/dts/rk3288.dtsi | 44 +++
1 file changed, 44 insertions(+)
diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
index 36be7bb..6092d34 100644
--- a/arch/arm/boot/dts/rk3288.dtsi
+++
This add the necessary binding documentation for the thermal
found on Rockchip SoCs
Signed-off-by: zhaoyifeng
Signed-off-by: Caesar Wang
---
.../bindings/thermal/rockchip-thermal.txt | 32 ++
1 file changed, 32 insertions(+)
create mode 100644
Changes in v6:
* address comments from Tomeu Vizoso.
- use thermal's generic framework.
Changes in v5:
* address comments from Eduardo Valentin,rui.zhang and Heiko Stubner:
- with BIT() macro
- manage clocks in suspend/resume.
- license is fixed as
This patch adds the Ethernet node, enabling the network unit on Berlin
BG2Q SoCs.
Signed-off-by: Antoine Tenart
Acked-by: Arnd Bergmann
---
arch/arm/boot/dts/berlin2q.dtsi | 17 +
1 file changed, 17 insertions(+)
diff --git a/arch/arm/boot/dts/berlin2q.dtsi
On 26/09/14 15:20, Dave Hansen wrote:
On 09/26/2014 01:44 AM, Bryan O'Donoghue wrote:
+/*
+ * Locate the page directory and flush the TLB.
+ *
+ * On Quark X1000 CPUs we still have the PGE bit incorrectly set
+ * due to a processor erratum, so __flush_tlb_all() is not yet
+
On Fri, Sep 26, 2014 at 10:02:01PM +0800, Jiang Liu wrote:
> We plan to restructure x86 interrupt code based on hierarchy irqdomain,
> that is to build irqdomains for CPU vector, interrupt remapping unit,
> IOAPIC, MSI and HPET etc and organize those irqdomains in hierarchy mode.
> Each irqdomain
On Fri, 2014-09-26 at 11:08 +0100, Mark Brown wrote:
> On Fri, Sep 26, 2014 at 10:25:49AM -0700, Weike Chen wrote:
[]
> It might also be helpful for review to have two
> patches, one splitting things out into the functions and another adding
> the Quark support.
I also suggest to go this way.
On Thu, 25 Sep 2014, Dmitry Vyukov wrote:
> > + depends on SLUB_DEBUG
>
>
> What does SLUB_DEBUG do? I think that generally we don't want any
> other *heavy* debug checks to be required for kasan.
SLUB_DEBUG includes the capabilties for debugging. It does not switch
debug on by default.
Em Wed, Sep 24, 2014 at 11:45:40AM -0400, Waiman Long escreveu:
> With workload that spawns and destroys many threads and processes,
> it was found that perf-mem could took a long time to post-process
> the perf data after the target workload had completed its operation.
> The performance
On Friday, September 26, 2014 10:36:06 AM Arnd Bergmann wrote:
> On Thursday 25 September 2014 20:21:32 Darren Hart wrote:
> > On Wed, Sep 24, 2014 at 11:12:36AM +0200, Arnd Bergmann wrote:
> > > How would you feel about a more general way of probing LED, using
> > > a new helper in the leds-core
On 09/26/2014 01:44 AM, Bryan O'Donoghue wrote:
>
> +/*
> + * Locate the page directory and flush the TLB.
> + *
> + * On Quark X1000 CPUs we still have the PGE bit incorrectly set
> + * due to a processor erratum, so __flush_tlb_all() is not yet
> + * doing what it says.
Linus,
On Fri, Sep 26, 2014 at 02:30:53PM +0200, Linus Walleij wrote:
> On Tue, Apr 1, 2014 at 12:15 PM, Grant Likely
> wrote:
>
> > Here are the dt changes I've got queued up for v3.15. The full
> > description is below in the tag. Please pull.
> (...)
> > Jason Cooper (1):
> > kbuild:
On Fri, 26 Sep 2014 21:04:26 +0900
Masami Hiramatsu wrote:
> > Please go ahead and get them in. The framework might have to wait
> > until 3.19, so there is no need to have it gate test development.
> > We can evolve them as we go. If tests require special, it means that
> > they aren't
Direct irq en bit should be cleared for pads using io mode.
If not, the io based irq will never be detected.
However, this bit can sometimes be misconfigured (BIOS issue).
Force clearing of this bit in io mode and trigger a WARN.
Signed-off-by: Loic Poulain
---
v2: Apply over
On 26/09/2014 at 13:47:03 +0200, Paul Bolle wrote :
> On Mon, 2014-09-15 at 18:15 +0200, Alexandre Belloni wrote:
> > From: Nicolas Ferre
> >
> > Signed-off-by: Nicolas Ferre
>
> This landed in next-20140926, as commit 2dc850b62e5b ("ARM: at91:
> introduce b
Em Wed, Sep 24, 2014 at 11:45:39AM -0400, Waiman Long escreveu:
> This is a precursor patch to enable long name searching of DSOs
> using the rbtree. In this patch, a new dsos structure is created
> which contains only a list head structure for the moment. The new
> dsos structure is used, in
[ +cc Leann Ogasawara, Marek Szyprowski, Kyungmin Park, Arnd Bergmann ]
On 09/26/2014 08:40 AM, Rik van Riel wrote:
> On 09/26/2014 08:28 AM, Rob Clark wrote:
>> On Fri, Sep 26, 2014 at 6:45 AM, Thomas Hellstrom
>> wrote:
>>> On 09/26/2014 12:40 PM, Chuck Ebbert wrote:
On Fri, 26 Sep 2014
On 09/26/2014 03:54 PM, Guenter Roeck wrote:
> openrisc:defconfig fails to build in next-20140926 with the following error.
>
> In file included from arch/openrisc/kernel/signal.c:31:0:
> ./arch/openrisc/include/asm/syscall.h: In function 'syscall_get_arch':
> ./arch/openrisc/includ
Use new irqdomain interfaces to allocate/free IRQ for HPET, so we could
kill GENERIC_IRQ_LEGACY_ALLOC_HWIRQ later.
Signed-off-by: Jiang Liu
---
arch/x86/kernel/hpet.c |8 +---
1 file changed, 5 insertions(+), 3 deletions(-)
diff --git a/arch/x86/kernel/hpet.c b/arch/x86/kernel/hpet.c
Abstract CPU local APIC as an interrupt controller and create an
irqdomain for it to manage CPU interupt vectors. It's the base to
enable hierarchy irqdomain on x86 systems. Eventually we will build
a irqdomain hiearchy as below:
IOAPIC domain---|
MSI/MSI-x domain--> [Inerrupt Remapping
We plan to use hierarchy irqdomain to suppport CPU vector assignment,
interrupt remapping controller, IO-APIC controller, MSI interrupt
and hypertransport interrupt etc on x86 platforms. So extend irqdomain
interfaces to support hierarchy irqdomain.
There are already many clients of current
Now we already support hierarchy irq_datas, so introduce several helpers
to support stacked irq_chips.
Signed-off-by: Jiang Liu
---
include/linux/irq.h |5 +
kernel/irq/chip.c | 17 +
2 files changed, 22 insertions(+)
diff --git a/include/linux/irq.h
Em Wed, Sep 24, 2014 at 11:45:39AM -0400, Waiman Long escreveu:
> This is a precursor patch to enable long name searching of DSOs
> using the rbtree. In this patch, a new dsos structure is created
> which contains only a list head structure for the moment. The new
> dsos structure is used, in
DMAR interrupt won't be remapped by interrupt remapping hardware,
so directly call native_compose_msi_msg() for DMAR IRQ to compose MSI
message data. This will help to simplify MSI code later.
Signed-off-by: Jiang Liu
---
arch/x86/kernel/apic/msi.c |6 ++
1 file changed, 2
Refine the interfaces to create IRQ for DMAR unit. It's a preparation
for converting DMAR IRQ to irqdomain on x86.
It also moves dmar_alloc_hwirq()/dmar_free_hwirq() from irq_remapping.h
to dmar.h. They are not irq_remapping specific.
Signed-off-by: Jiang Liu
---
On Fri, 26 Sep 2014 15:06:51 +0900
Namhyung Kim wrote:
> Yeah, and I think we can at least build perf (if not found) for test as
> we can always have the source. The trace-cmd is different and it'd be
> another reason I need to work on 'perf ftrace' command soon. ;-)
Well, if a tool is not
301 - 400 of 1835 matches
Mail list logo
