SEV-enabled guest must use ASIDs from the defined subset, while non-SEV
guests can use the remaining ASID range. The range of ASID allowed for
SEV-enabled guest is from 1 to a maximum value defined via CPUID
Fn8000_001f[ECX].
Signed-off-by: Brijesh Singh
---
arch/x86/kvm/svm.c | 23 +
Platform Security Processor (PSP) is part of AMD Secure Processor (AMD-SP),
PSP is a dedicated processor that provides the support for key management
commands in a Secure Encrypted Virtualiztion (SEV) mode, along with
software-based Tursted Executation Environment (TEE) to enable the
third-party tu
Create a Documentation entry to describe the AMD Secure Encrypted
Virtualization (SEV) feature.
Signed-off-by: Brijesh Singh
---
.../virtual/kvm/amd-memory-encryption.txt | 328 +
1 file changed, 328 insertions(+)
create mode 100644 Documentation/virtual/kvm/amd-mem
This part of Secure Encryted Virtualization (SEV) patch series focuses on KVM
changes required to create and manage SEV guests.
SEV is an extension to the AMD-V architecture which supports running encrypted
virtual machine (VMs) under the control of a hypervisor. Encrypted VMs have
their
pages (c
Hi!
On thinkpad x220, USB mouse stopped working in v4.13-rc2. v4.12 was
ok, iirc.
Now, USB mouse is so common hw that I may have something wrong in my
config...? But I did not change anything there.
In v4.9:
[ 87.064408] input: Logitech USB Optical Mouse as
/devices/pci:00/:00:1d.0/us
The kerneldoc comment for kthread_create() had an incorrect argument name,
leading to a warning in the docs build. Correct it, and make one more
small step toward a warning-free build.
Signed-off-by: Jonathan Corbet
---
include/linux/kthread.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(
A couple of kerneldoc comments in had incorrect names for
macro parameters, with this unsightly result:
./include/linux/wait.h:555: warning: No description found for parameter 'wq'
./include/linux/wait.h:555: warning: Excess function parameter 'wq_head'
description in 'wait_event_interruptib
On Thu, Jul 20, 2017 at 12:22:45PM +0200, Matthias Brugger wrote:
> From: Matthias Brugger
>
> This patch adds the binding for the MT6797 SoC.
>
> Signed-off-by: Matthias Brugger
> ---
> Documentation/devicetree/bindings/watchdog/mtk-wdt.txt | 1 +
> 1 file changed, 1 insertion(+)
Acked-by: R
The kerneldoc comments for try_to_wake_up_local() were out of date, leading
to these documentation build warnings:
./kernel/sched/core.c:2080: warning: No description found for parameter 'rf'
./kernel/sched/core.c:2080: warning: Excess function parameter 'cookie'
description in 'try_to_wake_u
On Thu, Jul 20, 2017 at 12:22:44PM +0200, Matthias Brugger wrote:
> From: Matthias Brugger
>
> This patch cleans up the binding documentation stating explicitly
> the binding and it's fallback for every SoC.
>
> Signed-off-by: Matthias Brugger
> ---
> Documentation/devicetree/bindings/watchdog
On 22/07/17 02:11, Stefano Stabellini wrote:
> Implement recvmsg by copying data from the "in" ring. If not enough data
> is available and the recvmsg call is blocking, then wait on the
> inflight_conn_req waitqueue. Take the active socket in_mutex so that
> only one function can access the ring at
Commit 0afef45654ae908536278ecb143ded5bbc713391 (staging: fsl-mc: add
support for device table matching) added kerneldoc comments for two
nonexistent structure fields, leading to these warnings in the docs build:
./include/linux/mod_devicetable.h:687: warning: Excess
struct/union/enum/typedef m
On Mon, Jul 24, 2017 at 10:25 AM, Andy Shevchenko
wrote:
> On Mon, Jul 24, 2017 at 6:09 PM, Andrey Smirnov
> wrote:
>> Add a driver for RAVE Supervisory Processor, an MCU implementing
>> varoius bits of housekeeping functionality (watchdoging, backlight
>> control, LED control, etc) on RAVE famil
On Thu, Jul 20, 2017 at 10:43:53AM +0800, Mark Yao wrote:
> Signed-off-by: Mark Yao
> ---
> Changes in v5:
> - clean document commit title
> - move changes description out of docummit commit msg
>
> Changes in v2:
> - rename rk322x to rk3228
> - correct some vop registers define
>
> Documentati
On 22/07/17 02:11, Stefano Stabellini wrote:
> Send data to an active socket by copying data to the "out" ring. Take
> the active socket out_mutex so that only one function can access the
> ring at any given time.
>
> If not enough room is available on the ring, rather than returning
> immediately
On Wed, Jul 19, 2017 at 06:36:53PM -0500, Franklin S Cooper Jr wrote:
> Add information regarding fixed transceiver binding. This is especially
> important for MCAN since the IP allows CAN FD mode to run significantly
> faster than what most transceivers are capable of.
>
> Signed-off-by: Franklin
Document the firmware_name attribute added for each
region.
Signed-off-by: Alan Tull
---
Documentation/ABI/testing/sysfs-class-fpga-region | 7 +++
1 file changed, 7 insertions(+)
create mode 100644 Documentation/ABI/testing/sysfs-class-fpga-region
diff --git a/Documentation/ABI/testing/sy
This patch should be rolled into the next version of my
"non-dt support for FPGA regions" patchset.
Add a pointer to the device that owns the fpga_image_info to
fpga_image_info. That way the fpga_image_info_free can
drop the 'dev' parameter and we are left with:
struct fpga_image_info *fpga_imag
Add FPGA region API function fpga_region_free() that
undoes some of what fpga_region_program_fpga() does
to free up a region to be reprogrammed.
Signed-off-by: Alan Tull
---
drivers/fpga/fpga-region.c | 20
drivers/fpga/of-fpga-region.c| 5 +
include/linux/fpg
Support a FDT header for FPGA images. Header format is a simplified
FIT containing at most one FPGA image and one DT overlay.
The FPGA image section includes FPGA image info properties needed for
programming.
If present, the DT overlay image is applied after the FPGA is
programmed.
Both images
Add a document for the open source fdt FPGA header.
Signed-off-by: Alan Tull
---
Documentation/fpga/fpga-header.txt | 103 +
1 file changed, 103 insertions(+)
create mode 100644 Documentation/fpga/fpga-header.txt
diff --git a/Documentation/fpga/fpga-header.t
This patch set adds open source FPGA image headers. This allows FPGA
FPGA image specific information to be added to the images themselves.
The header format is a simplified form of u-boot FIT images and can be
expanded as real use cases are raised. As all the FPGA kernel
frameworks are intended t
On 22/07/17 02:11, Stefano Stabellini wrote:
> Send PVCALLS_ACCEPT to the backend. Allocate a new active socket. Make
> sure that only one accept command is executed at any given time by
> setting PVCALLS_FLAG_ACCEPT_INFLIGHT and waiting on the
> inflight_accept_req waitqueue.
>
> sock->sk->sk_sen
Yeah I noticed that, sorry if my response wasn't very clear! Should
probably wait to have my morning coffee before responding to these
messages :P
On Mon, 2017-07-24 at 21:28 +0200, Jiri Kosina wrote:
> On Mon, 24 Jul 2017, Lyude Paul wrote:
>
> > > > So, call hid_hw_open() in rmi_post_resume() s
On 22/07/17 02:11, Stefano Stabellini wrote:
> Send PVCALLS_LISTEN to the backend.
>
> Signed-off-by: Stefano Stabellini
> CC: boris.ostrov...@oracle.com
> CC: jgr...@suse.com
> ---
> drivers/xen/pvcalls-front.c | 49
> +
> drivers/xen/pvcalls-front.h
On 22/07/17 02:11, Stefano Stabellini wrote:
> Send PVCALLS_BIND to the backend. Introduce a new structure, part of
> struct sock_mapping, to store information specific to passive sockets.
>
> Introduce a status field to keep track of the status of the passive
> socket.
>
> Introduce a waitqueue
On 22/07/17 02:11, Stefano Stabellini wrote:
> Send PVCALLS_CONNECT to the backend. Allocate a new ring and evtchn for
> the active socket.
>
> Introduce a data structure to keep track of sockets. Introduce a
> waitqueue to allow the frontend to wait on data coming from the backend
> on the active
After a suspend / resume cycle we possibly need to reapply chip registers
settings that we had set or fixed in a probe path, since they might have
been reset to default values or set incorrectly by a BIOS again.
Tested on a Gigabyte M720-US3 board, which requires routing internal VCCH5V
to in7 (an
On Mon, Jul 24, 2017 at 9:23 AM, Rob Herring wrote:
> On Mon, Jul 24, 2017 at 08:09:15AM -0700, Andrey Smirnov wrote:
>> Cc: cphe...@gmail.com
>> Cc: Lucas Stach
>> Cc: Nikita Yushchenko
>> Cc: Rob Herring
>> Cc: Mark Rutland
>> Cc: devicet...@vger.kernel.org
>> Acked-for-MFD-by: Lee Jones
>>
On 22/07/17 02:11, Stefano Stabellini wrote:
> Send a PVCALLS_SOCKET command to the backend, use the masked
> req_prod_pvt as req_id. This way, req_id is guaranteed to be between 0
> and PVCALLS_NR_REQ_PER_RING. We already have a slot in the rsp array
> ready for the response, and there cannot be t
On Mon, 24 Jul 2017, Lyude Paul wrote:
> > > So, call hid_hw_open() in rmi_post_resume() so we make sure that
> > > the
> > > device is alive before we try talking to it.
> > >
> > > This fixes RMI device suspend/resume over HID.
> > > - int ret;
> > > + int ret = 0;
> >
> > What's t
Am 24.07.2017 um 20:57 schrieb Pavel Machek:
Would it be feasible to run bcache (write-through) with existing ext4
filesystem?
I have 400GB of data I'd rather not move, and SSD I could use for
caching. Ok, SSD is connecte over USB2, but I guess it is still way
faster then seeking harddrive on
On Mon, Jul 24, 2017 at 09:15:48PM +0200, Pavel Machek wrote:
> >
> > Am 24.07.2017 um 20:57 schrieb Pavel Machek:
> > >Would it be feasible to run bcache (write-through) with existing ext4
> > >filesystem?
> > >
> > >I have 400GB of data I'd rather not move, and SSD I could use for
> > >caching.
On 22/07/17 02:11, Stefano Stabellini wrote:
> Implement the probe function for the pvcalls frontend. Read the
> supported versions, max-page-order and function-calls nodes from
> xenstore.
>
> Introduce a data structure named pvcalls_bedata. It contains pointers to
> the command ring, the event c
On Wed, Jul 19, 2017 at 06:09:25PM -0500, Franklin S Cooper Jr wrote:
> Update the documentation to reflect that hclk is now an optional clock.
>
> Signed-off-by: Franklin S Cooper Jr
> ---
> Documentation/devicetree/bindings/net/can/m_can.txt | 3 ++-
> 1 file changed, 2 insertions(+), 1 deleti
Hi Alexander,
Le Mon, 24 Jul 2017 11:12:18 +0200,
Alexander Dahl a écrit :
> Hello Boris,
>
> while testing v4.13-rc2 on an at91sam9g20 baed platform I'm coming back
> to this topic. Meanwhile the whole new SMC and NAND below EBI stuff is
> in mainline, this TDF bug however is still in there.
On Fri 2017-07-14 12:01:49, Sebastian Reichel wrote:
> Add DT binding document for PWM controlled vibrator devices.
>
> Signed-off-by: Sebastian Reichel
Acked-by: Pavel Machek
> index ..09145d18491d
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/input/pwm-vibrator.txt
>
Hi!
> > > Drop static on a local variable, when the variable is initialized before
> > > any possible use. Thus, the static has no benefit.
Actually... it has possible other benefit -- saving stack space. I've
used static for that purpose before. So ... careful with the
automation.
--
(english
On Mon 2017-07-10 13:26:02, Mark Brown wrote:
> On Fri, Jul 07, 2017 at 06:42:29PM +0200, Sebastian Reichel wrote:
>
> > + soundcard {
> > + compatible = "simple-audio-card";
> > + simple-audio-card,name = "Droid 4 Audio";
>
> New systems should be using the of-graph card wh
Hi!
> > > > include/linux/mfd/madera/registers.h | 8832
> > > >
> > >
> > > So I've pulled everything but this, because honestly, that file looks
> > > like utter garbage.
> > >
> > > Why are there all those _hundreds_ of odd defines for
> > >
> > > MADERA
On Mon 2017-07-24 16:21:44, Daniel Thompson wrote:
> On 21/07/17 11:48, Enric Balletbo i Serra wrote:
> >Hardware needs a delay between setting an initial (non-zero) PWM and
> >enabling the backlight using GPIO. The post-pwm-on-delay-ms specifies
> >this delay in milli seconds. Hardware also needs
On Wed, Jul 19, 2017 at 03:11:41PM -0400, Al Cooper wrote:
> Add Device Tree binding document for Broadcom USB Device
> Controller (BDC).
>
> Signed-off-by: Al Cooper
> ---
> Documentation/devicetree/bindings/usb/brcm,bdc.txt | 29
> ++
> 1 file changed, 29 insertions(+)
>
On Wed, Jul 19, 2017 at 05:18:00PM +0530, Abhishek Sahu wrote:
> 1. QPIC NAND will use compatible string "qcom,qpic-nandc-v1.4.0"
> 2. QPIC NAND will 3 BAM channels: command, data tx and data rx
>while EBI2 NAND uses only single ADM channel.
> 3. CRCI is only required for ADM DMA and its not re
On Mon 2017-07-24 21:08:16, Reindl Harald wrote:
>
>
> Am 24.07.2017 um 20:57 schrieb Pavel Machek:
> >Would it be feasible to run bcache (write-through) with existing ext4
> >filesystem?
> >
> >I have 400GB of data I'd rather not move, and SSD I could use for
> >caching. Ok, SSD is connecte over
On 07/23/2017 08:18 AM, Tejun Heo wrote:
> cgroup_enable_threaded() checks that the cgroup doesn't have any tasks
> or children and fails the operation if so. This test is unnecessary
> because the first part is already checked by
> cgroup_can_be_thread_root() and the latter is unnecessary. The l
On Wed, Jul 19, 2017 at 05:17:52PM +0530, Abhishek Sahu wrote:
> The current compatible string “qcom,ipq806x-nand" implies that
> the driver is specific to IPQ806x. This driver can be used by
> any chip which uses EBI2 NAND controller so changed the
> compatible string to “qcom,ebi2-nandc” to give
On Wed, Jul 19, 2017 at 05:17:54PM +0530, Abhishek Sahu wrote:
> Currently the compatible “qcom,nandcs” is being used for each
> connected NAND device to support for multiple NAND devices in the
> same bus. The same thing can be achieved by looking reg property
> for each sub nodes which contains t
From: Tom Lendacky
Secure Encrypted Virtualization (SEV) does not support string I/O, so
unroll the string I/O operation into a loop operating on one element at
a time.
Signed-off-by: Tom Lendacky
Signed-off-by: Brijesh Singh
---
arch/x86/include/asm/io.h | 26 ++
1 fi
From: Tom Lendacky
Early in the boot process, add checks to determine if the kernel is
running with Secure Encrypted Virtualization (SEV) active.
Checking for SEV requires checking that the kernel is running under a
hypervisor (CPUID 0x0001, bit 31), that the SEV feature is available
(CPUID
Some KVM-specific custom MSRs shares the guest physical address with
hypervisor. When SEV is active, the shared physical address must be mapped
with encryption attribute cleared so that both hypervsior and guest can
access the data.
Add APIs to change memory encryption attribute in early boot code
Some KVM specific MSR's (steal-time, asyncpf, avic_eio) allocates per-CPU
variable at compile time and share its physical address with hypervisor.
It presents a challege when SEV is active in guest OS, when SEV is active,
the guest memory is encrypted with guest key hence hypervisor will not
able t
The guest physical memory area holding the struct pvclock_wall_clock and
struct pvclock_vcpu_time_info are shared with the hypervisor. Hypervisor
periodically updates the contents of the memory. When SEV is active, we
must clear the encryption attributes from the shared memory pages so that
both hy
The following changes since commit 5771a8c08880cdca3bfb4a3fc6d309d6bba20877:
Linux v4.13-rc1 (2017-07-15 15:22:10 -0700)
are available in the git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux.git
tags/samsung-dt64-4.14
for you to fetch changes up to 10acba1293db5
The following changes since commit 5771a8c08880cdca3bfb4a3fc6d309d6bba20877:
Linux v4.13-rc1 (2017-07-15 15:22:10 -0700)
are available in the git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux.git
tags/samsung-defconfig-4.14
for you to fetch changes up to 57ee2414
On Wed, Jul 19, 2017 at 03:17:07PM +0800, fengl...@codeaurora.org wrote:
> From: Fenglin Wu
>
> Add support for qcom,gpios-disallowed property which is used to exclude
> PMIC GPIOs not owned by the APSS processor from the pinctrl device.
>
> Signed-off-by: Fenglin Wu
> ---
> .../devicetree/bin
Hi,
Non-Samsung cleanups for defconfigs
Best regards,
Krzysztof
The following changes since commit 5771a8c08880cdca3bfb4a3fc6d309d6bba20877:
Linux v4.13-rc1 (2017-07-15 15:22:10 -0700)
are available in the git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux.git
From: Tom Lendacky
In order for memory pages to be properly mapped when SEV is active, we
need to use the PAGE_KERNEL protection attribute as the base protection.
This will insure that memory mapping of, e.g. ACPI tables, receives the
proper mapping attributes.
Signed-off-by: Tom Lendacky
Signe
Linus Torvalds writes:
> On Sat, Jul 22, 2017 at 1:25 PM, Eric W. Biederman
> wrote:
>> I played with some clever changes such as limiting the copy to 48 bytes,
>> disabling the memset and the like but I could not get a strong enough
>> signal to say that any one change removed the extra or a cl
From: Tom Lendacky
DMA access to memory mapped as encrypted while SEV is active can not be
encrypted during device write or decrypted during device read. In order
for DMA to properly work when SEV is active, the SWIOTLB bounce buffers
must be used.
Signed-off-by: Tom Lendacky
Signed-off-by: Bri
The following changes since commit 5771a8c08880cdca3bfb4a3fc6d309d6bba20877:
Linux v4.13-rc1 (2017-07-15 15:22:10 -0700)
are available in the git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux.git
tags/samsung-dt-4.14
for you to fetch changes up to 9d2770b8e49a172
From: Tom Lendacky
In prep for a new function that will need additional resource information
during the resource walk, update the resource walk callback to pass the
resource structure. Since the current callback start and end arguments
are pulled from the resource structure, the callback functio
The following changes since commit 5771a8c08880cdca3bfb4a3fc6d309d6bba20877:
Linux v4.13-rc1 (2017-07-15 15:22:10 -0700)
are available in the git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux.git
tags/samsung-soc-4.14
for you to fetch changes up to f991ce429a420d
From: Tom Lendacky
The walk_iomem_res_desc(), walk_system_ram_res() and walk_system_ram_range()
functions each have much of the same code. Create a new function that
consolidates the common code from these functions in one place to reduce
the amount of duplicated code.
Signed-off-by: Tom Lendac
From: Tom Lendacky
When SEV is active the trampoline area will need to be in encrypted
memory so only mark the area decrypted if SME is active.
Signed-off-by: Tom Lendacky
Signed-off-by: Brijesh Singh
---
arch/x86/realmode/init.c | 6 --
1 file changed, 4 insertions(+), 2 deletions(-)
di
From: Tom Lendacky
When Secure Encrypted Virtualization (SEV) is active, boot data (such as
EFI related data, setup data) is encrypted and needs to be accessed as
such when mapped. Update the architecture override in early_memremap to
keep the encryption attribute when mapping this data.
Signed-
From: Tom Lendacky
The current code checks only for sme_active() when determining whether
to perform the encryption attribute change. Include sev_active() in this
check so that memory attribute changes can occur under SME and SEV.
Signed-off-by: Tom Lendacky
Signed-off-by: Brijesh Singh
---
From: Tom Lendacky
EFI data is encrypted when the kernel is run under SEV. Update the
page table references to be sure the EFI memory areas are accessed
encrypted.
Signed-off-by: Tom Lendacky
Signed-off-by: Brijesh Singh
---
arch/x86/platform/efi/efi_64.c | 15 ++-
1 file changed,
From: Tom Lendacky
When SEV is active the initrd/initramfs will already have already been
placed in memory encyrpted so do not try to encrypt it.
Signed-off-by: Tom Lendacky
Signed-off-by: Brijesh Singh
---
arch/x86/kernel/setup.c | 6 --
1 file changed, 4 insertions(+), 2 deletions(-)
d
From: Tom Lendacky
Update the CPU features to include identifying and reporting on the
Secure Encrypted Virtualization (SEV) feature. SME is identified by
CPUID 0x801f, but requires BIOS support to enable it (set bit 23 of
MSR_K8_SYSCFG and set bit 0 of MSR_K7_HWCR). Only show the SEV featu
From: Tom Lendacky
Provide support for Secure Encyrpted Virtualization (SEV). This initial
support defines a flag that is used by the kernel to determine if it is
running with SEV active.
Signed-off-by: Tom Lendacky
Signed-off-by: Brijesh Singh
---
arch/x86/include/asm/mem_encrypt.h | 2 ++
a
Update amd-memory-encryption document describing the AMD Secure Encrypted
Virtualization (SEV) feature.
Signed-off-by: Brijesh Singh
---
Documentation/x86/amd-memory-encryption.txt | 29 ++---
1 file changed, 26 insertions(+), 3 deletions(-)
diff --git a/Documentation/x8
This part of Secure Encrypted Virtualization (SEV) series focuses on the
changes required in a guest OS for SEV support.
When SEV is active, the memory content of guest OS will be transparently
encrypted
with a key unique to the guest VM.
SEV guests have concept of private and shared memory. Pri
Andi Kleen [a...@firstfloor.org] wrote:
> On Mon, Jul 24, 2017 at 02:42:09PM -0300, Arnaldo Carvalho de Melo wrote:
> > Em Mon, Jul 24, 2017 at 04:16:49PM +0200, Jiri Olsa escreveu:
> > > On Fri, Jul 21, 2017 at 05:31:59PM -0700, Sukadev Bhattiprolu wrote:
> > > > Andi Kleen [a...@firstfloor.org] w
On Wed, Jul 19, 2017 at 02:30:45PM +0800, fengl...@codeaurora.org wrote:
> From: Fenglin Wu
>
> GPIO LV (low voltage)/MV (medium voltage) subtypes have different
> features and register mappings than 4CH/8CH subtypes. Add support
> for LV and MV subtypes.
>
> Signed-off-by: Fenglin Wu
> ---
>
On Mon, 24 Jul 2017 18:23:20 +0100
Robin Murphy wrote:
> On 24/07/17 18:16, Alex Williamson wrote:
> > On Thu, 20 Jul 2017 12:17:12 +0100
> > Robin Murphy wrote:
> >
> >> On 20/07/17 10:10, Will Deacon wrote:
> >>> On Thu, Jul 20, 2017 at 09:32:00AM +0530, Anup Patel wrote:
> On We
On 22/07/17 02:11, Stefano Stabellini wrote:
> Introduce a xenbus frontend for the pvcalls protocol, as defined by
> https://xenbits.xen.org/docs/unstable/misc/pvcalls.html.
>
> This patch only adds the stubs, the code will be added by the following
> patches.
>
> Signed-off-by: Stefano Stabellin
On Wed, Jul 19, 2017 at 07:31:14AM +0200, Jan Kiszka wrote:
> The device-specific property should be prefixed with the vendor name,
> not "linux,", as Linus Walleij pointed out. Change this and document the
> bindings of this platform device.
>
> We didn't ship the old binding in a release yet. So
On Tue, Jul 18, 2017 at 02:20:03PM -0500, Michael Stecklein wrote:
> Add the bindings for the TAS6424 digital amplifier.
>
> Signed-off-by: Michael Stecklein
> ---
> .../devicetree/bindings/sound/ti,tas6424.txt | 28
> ++
> 1 file changed, 28 insertions(+)
> create mo
Hi!
Would it be feasible to run bcache (write-through) with existing ext4
filesystem?
I have 400GB of data I'd rather not move, and SSD I could use for
caching. Ok, SSD is connecte over USB2, but I guess it is still way
faster then seeking harddrive on random access... I have kernels on
that part
Hi,
On Thu, Jul 06, 2017 at 04:10:16PM +0300, Alex A. Mihaylov wrote:
> The MAX17211 monitor a single cell pack. The MAX17215 monitor and
> balance a 2S or 3S pack or monitor a multiple-series cell pack.
> Both device use 1-Wire interfce.
>
> Signed-off-by: Alex A. Mihaylov
> ---
Thanks, applie
Hi,
On Wed, Jul 12, 2017 at 05:13:22PM +0530, Arvind Yadav wrote:
> attribute_groups are not supposed to change at runtime. All functions
> working with attribute_groups provided by work
> with const attribute_group. So mark the non-const structs as const.
>
> File size before:
>text
Hi,
On Tue, Jul 18, 2017 at 04:43:24PM -0500, Rob Herring wrote:
> Now that we have a custom printf format specifier, convert users of
> full_name to use %pOF instead. This is preparation to remove storing
> of the full path string for each node.
>
> Signed-off-by: Rob Herring
> Cc: Nicolas Ferr
Hi,
On Fri, Jul 21, 2017 at 06:14:37PM +0200, Arnd Bergmann wrote:
> When CONFIG_OMAP_USB2 is set to 'm' and the charger driver is built-in,
> we get this link failure:
>
> drivers/power/supply/cpcap-charger.o: In function `cpcap_charger_probe':
> cpcap-charger.c:(.text+0x48c): undefined referenc
On Mon, 24 Jul 2017 10:33:25 -0700
Feng Kan wrote:
> On Sun, Jul 23, 2017 at 7:06 PM, Alex Williamson
> wrote:
> > On Fri, 21 Jul 2017 13:20:18 -0700
> > Feng Kan wrote:
> >
> >> On Thu, Jul 20, 2017 at 3:22 PM, Alex Williamson
> >> wrote:
> >> > On Wed, 19 Jul 2017 17:46:51 -0700
> >> > F
On 07/24/2017 03:42 AM, Michael Ellerman wrote:
> Laurent Vivier writes:
>
>> As for commit 68baf692c435 ("powerpc/pseries: Fix of_node_put()
>> underflow during DLPAR remove"), the call to of_node_put()
>> must be removed from pSeries_reconfig_remove_node().
>>
>> dlpar_detach_node() and pSeries
On Mon, Jul 24, 2017 at 12:40 PM, Lorenzo Pieralisi
wrote:
> On Sat, Jul 22, 2017 at 12:15:42AM +0200, Rafael J. Wysocki wrote:
>
[cut]
>
>> > + return -EINVAL;
>> > + }
>> > +
>> > + ret = acpi_dev_get_dma_resources(adev, &list);
>> > + if (ret > 0) {
>> > + list_for_e
This adds the thermal sensor device provided by the BPMP, and the
relevant thermal sensors to the Tegra186 device tree.
Signed-off-by: Mikko Perttunen
---
v2:
- added trips and cooling-maps nodes
arch/arm64/boot/dts/nvidia/tegra186.dtsi | 103 +++
1 file changed, 103
On Mon, Jul 24, 2017 at 1:57 AM, Viresh Kumar wrote:
> On 23-07-17, 08:54, Joel Fernandes wrote:
>> Currently the iowait_boost feature in schedutil makes the frequency go to max
>> on iowait wakeups. This feature was added to handle a case that Peter
>> described where the throughput of operation
The coming x86 refcount protection needs to be able to add trailing
instructions to the GEN_*_RMWcc() operations. This extracts the
difference between the goto/non-goto cases so the helper macros
can be defined outside the #ifdef cases. Additionally adds argument
naming to the resulting asm for ref
This implements refcount_t overflow protection on x86 without a noticeable
performance impact, though without the fuller checking of REFCOUNT_FULL.
This is done by duplicating the existing atomic_t refcount implementation
but with normally a single instruction added to detect if the refcount
has go
This creates an unreachable annotation in asm for CONFIG_STACK_VALIDATION.
While here, adjust earlier uses of \t\n into \n\t.
Suggested-by: Josh Poimboeuf
Signed-off-by: Kees Cook
---
include/linux/compiler-gcc.h | 13 +
include/linux/compiler.h | 3 +++
2 files changed, 12 ins
This series implements a fast refcount overflow protection for x86,
which is needed to provide coverage for the several refcount-overflow
use-after-free flaws the kernel has seen over the last many years.
Patch 1 provides support for adding additional assembly to the GEN_*_RMWcc
macros, patch 2 ad
On Mon, Jul 24, 2017 at 10:24:41AM +0200, Daniel Vetter wrote:
> On Mon, Jul 24, 2017 at 2:03 AM, Stephen Rothwell
> wrote:
> > Hi Daniel,
> >
> > On Fri, 21 Jul 2017 09:24:49 +0200 Daniel Vetter
> > wrote:
> >>
> >> How are we going to handle this now? The refactor is deeply burried in
> >> dr
On Wed, Jun 14, 2017 at 10:47 AM, Robert LeBlanc wrote:
> On Wed, Jun 14, 2017 at 3:20 AM, Rangankar, Manish
> wrote:
>>
>> On 13/06/17 10:19 PM, "Robert LeBlanc" wrote:
>>
>>>On Wed, Jun 7, 2017 at 12:30 PM, Robert LeBlanc
>>>wrote:
On Wed, Jun 7, 2017 at 10:28 AM, Chris Leech wrote:
>>>
On Mon, 2017-07-24 at 20:20 +0200, Martin Blumenstingl wrote:
> On Mon, Jul 24, 2017 at 6:09 PM, Jerome Brunet wrote:
> > On Mon, 2017-07-24 at 14:26 +0200, Neil Armstrong wrote:
> > > On 07/24/2017 02:06 PM, Neil Armstrong wrote:
> > > > On 07/23/2017 07:03 PM, Joseph Kogut wrote:
> > > > > Hi Ke
(Sending to your other mail address because there's some temporary resolution
issue:
msmtp: recipient address mche...@s-opensource.com not accepted by the server
msmtp: server message: 451 4.3.0 : Temporary lookup
failure
msmtp: could not send mail (account alien8.de from /home/boris/.msmtprc)
On Tue, Jul 18, 2017 at 03:46:07PM +0100, Harvey Hunt wrote:
> Update links to the PDFs of PCI and interrupt mapping bindings, as
> the previous links are broken.
>
> Signed-off-by: Harvey Hunt
> Cc: Bjorn Helgaas
> Cc: linux-...@vger.kernel.org
> Cc: devicet...@vger.kernel.org
> Cc: linux-kerne
2017-07-24 18:59+0200, Paolo Bonzini:
> This reverts the change of commit f85c758dbee54cc3612a6e873ef7cecdb66ebee5,
> as the behavior it modified was intended.
>
> The VM is running in 32-bit PAE mode, and Table 4-7 of the Intel manual
> says:
>
> Table 4-7. Use of CR3 with PAE Paging
> Bit Posit
On 07/12/2017 03:30 AM, Naresh Kamboju wrote:
> Hi Fathi and Shuah,
>
> On 29 June 2017 at 14:07, Fathi Boudra wrote:
>> On 28 June 2017 at 17:21, Shuah Khan wrote:
>>> On 06/28/2017 02:30 AM, Fathi Boudra wrote:
On 23 June 2017 at 22:44, Shuah Khan wrote:
> On 06/23/2017 04:37 AM, Mar
On Mon, Jul 24, 2017 at 2:07 AM, Ingo Molnar wrote:
>
> * Kees Cook wrote:
>
>> +config ARCH_HAS_REFCOUNT
>> + bool
>> + help
>> + An architecture selects this when it has implemented refcount_t
>> + using primitizes that provide a faster runtime at the expense
>> + of s
401 - 500 of 1020 matches
Mail list logo
