This clock driver implements PIC32 specific clock-tree. clock-tree
entities can only be configured through device-tree file (OF).
Signed-off-by: Purna Chandra Mandal
Note: Please pull this complete series through the MIPS tree.
---
Changes in v10:
- drop early clock init
.
Purna Chandra Mandal (3):
dt/bindings: Add PIC32 clock binding documentation
clk: microchip: Add PIC32 clock driver
MIPS: dts: pic32: Update dts to reflect new PIC32MZDA clk binding
.../devicetree/bindings/clock/microchip,pic32.txt | 39 +
arch/mips/boot/dts/pic32/pic32mzda-clk.dtsi
Document the devicetree bindings for the clock driver found on Microchip
PIC32 class devices.
Signed-off-by: Purna Chandra Mandal <purna.man...@microchip.com>
Acked-by: Rob Herring <r...@kernel.org>
Acked-by: Michael Turquette <mturque...@baylibre.com>
Note: Please pull th
Document the devicetree bindings for the clock driver found on Microchip
PIC32 class devices.
Signed-off-by: Purna Chandra Mandal
Acked-by: Rob Herring
Acked-by: Michael Turquette
Note: Please pull this complete series through the MIPS tree.
---
Changes in v10: None
Changes in v9: None
Hi Michael,
Ping! Need an ack for this or pull it upstream.
DT bindings have long been acked.
Purna
On 02/25/2016 11:37 PM, Joshua Henderson wrote:
> From: Purna Chandra Mandal <purna.man...@microchip.com>
>
> This clock driver implements PIC32 specific clock-tree. clock-tree
Hi Michael,
Ping! Need an ack for this or pull it upstream.
DT bindings have long been acked.
Purna
On 02/25/2016 11:37 PM, Joshua Henderson wrote:
> From: Purna Chandra Mandal
>
> This clock driver implements PIC32 specific clock-tree. clock-tree
> entities can only be config
Signed-off-by: Purna Chandra Mandal <purna.man...@microchip.com>
---
Changes in v3:
- drop 'owner' field in driver struct.
- fix compilation warning in dma_addr_t print.
Changes in v2:
- drop internal function drain_rx_fifo()
- merge wrapper functions with callers wherever applicable
- sort include
Signed-off-by: Purna Chandra Mandal
---
Changes in v3:
- drop 'owner' field in driver struct.
- fix compilation warning in dma_addr_t print.
Changes in v2:
- drop internal function drain_rx_fifo()
- merge wrapper functions with callers wherever applicable
- sort includes alphabetically
- Kconfig: sort
Signed-off-by: Purna Chandra Mandal <purna.man...@microchip.com>
Acked-by: Rob Herring <r...@kernel.org>
---
Changes in v3: None
Changes in v2:
- fix indentation
- add space after comma
- moved 'cs-gpios' section under 'required' properties.
.../bindings/spi/microchip,s
Signed-off-by: Purna Chandra Mandal
Acked-by: Rob Herring
---
Changes in v3: None
Changes in v2:
- fix indentation
- add space after comma
- moved 'cs-gpios' section under 'required' properties.
.../bindings/spi/microchip,spi-pic32.txt | 34 ++
1 file changed
Signed-off-by: Purna Chandra Mandal <purna.man...@microchip.com>
---
Changes in v2:
- fix indentation
- add space after comma
- moved 'cs-gpios' section under 'required' properties.
.../bindings/spi/microchip,spi-pic32.txt | 34 ++
1 file changed, 34 inse
Signed-off-by: Purna Chandra Mandal
---
Changes in v2:
- fix indentation
- add space after comma
- moved 'cs-gpios' section under 'required' properties.
.../bindings/spi/microchip,spi-pic32.txt | 34 ++
1 file changed, 34 insertions(+)
create mode 100644
On 03/05/2016 09:10 AM, Mark Brown wrote:
> On Fri, Mar 04, 2016 at 07:14:42PM +0530, Purna Chandra Mandal wrote:
>> The PIC32 SPI driver is capable of performing SPI transfers
>> using PIO or external DMA engine. GPIO controlled /CS support
> I don't seem to have patch 1 in t
On 03/05/2016 09:10 AM, Mark Brown wrote:
> On Fri, Mar 04, 2016 at 07:14:42PM +0530, Purna Chandra Mandal wrote:
>> The PIC32 SPI driver is capable of performing SPI transfers
>> using PIO or external DMA engine. GPIO controlled /CS support
> I don't seem to have patch 1 in t
Signed-off-by: Purna Chandra Mandal <purna.man...@microchip.com>
---
Changes in v2:
- drop internal function drain_rx_fifo()
- merge wrapper functions with callers wherever applicable
- sort includes alphabetically
- Kconfig: sort SPI_PIC32 alphabetically and add || COMPILE_TEST
- Makefile
Signed-off-by: Purna Chandra Mandal <purna.man...@microchip.com>
---
Changes in v2:
- fix indentation
- add space after comma
- moved 'cs-gpios' section under 'required' properties.
.../bindings/spi/microchip,spi-pic32.txt | 34 ++
1 file changed, 34 inse
Signed-off-by: Purna Chandra Mandal
---
Changes in v2:
- fix indentation
- add space after comma
- moved 'cs-gpios' section under 'required' properties.
.../bindings/spi/microchip,spi-pic32.txt | 34 ++
1 file changed, 34 insertions(+)
create mode 100644
Signed-off-by: Purna Chandra Mandal
---
Changes in v2:
- drop internal function drain_rx_fifo()
- merge wrapper functions with callers wherever applicable
- sort includes alphabetically
- Kconfig: sort SPI_PIC32 alphabetically and add || COMPILE_TEST
- Makefile: sort SPI_PIC32 alphabetically
- replace
Mark,
On 02/08/2016 09:45 PM, Mark Brown wrote:
> On Fri, Feb 05, 2016 at 10:30:24AM +0530, Purna Chandra Mandal wrote:
>
> Please fix your mail client to word wrap within paragraphs at something
> substantially less than 80 columns. Doing this makes your messages much
>
Mark,
On 02/08/2016 09:45 PM, Mark Brown wrote:
> On Fri, Feb 05, 2016 at 10:30:24AM +0530, Purna Chandra Mandal wrote:
>
> Please fix your mail client to word wrap within paragraphs at something
> substantially less than 80 columns. Doing this makes your messages much
>
On 02/20/2016 01:46 AM, Michael Turquette wrote:
> Quoting Joshua Henderson (2016-02-19 08:25:35)
>> +const struct clk_ops pic32_roclk_ops = {
>> + .enable = roclk_enable,
>> + .disable= roclk_disable,
>> + .is_enabled =
On 02/20/2016 01:46 AM, Michael Turquette wrote:
> Quoting Joshua Henderson (2016-02-19 08:25:35)
>> +const struct clk_ops pic32_roclk_ops = {
>> + .enable = roclk_enable,
>> + .disable= roclk_disable,
>> + .is_enabled =
On 02/05/2016 07:02 PM, Sergei Shtylyov wrote:
> Hello.
> On 2/5/2016 8:08 AM, Purna Chandra Mandal wrote:
>>>> From: Purna Chandra Mandal
>>>> Document the devicetree bindings for the SPI peripheral found
>>>> on Microchip PIC32 class devices
On 02/05/2016 07:02 PM, Sergei Shtylyov wrote:
> Hello.
> On 2/5/2016 8:08 AM, Purna Chandra Mandal wrote:
>>>> From: Purna Chandra Mandal <purna.man...@microchip.com>
>>>> Document the devicetree bindings for the SPI peripheral found
>>>> o
Hi Mark,
On 02/02/2016 05:43 PM, Mark Brown wrote:
> On Mon, Feb 01, 2016 at 03:44:57PM -0700, Joshua Henderson wrote:
>
>> The PIC32 SPI driver is capable of performing SPI transfers either using
>> polling or based on interrupt-trigger. GPIO based CS support (necessary
>> for correct SPI
Hi Mark,
On 02/02/2016 05:43 PM, Mark Brown wrote:
> On Mon, Feb 01, 2016 at 03:44:57PM -0700, Joshua Henderson wrote:
>
>> The PIC32 SPI driver is capable of performing SPI transfers either using
>> polling or based on interrupt-trigger. GPIO based CS support (necessary
>> for correct SPI
On 02/02/2016 04:41 PM, Sergei Shtylyov wrote:
> Hello.
> On 2/2/2016 1:44 AM, Joshua Henderson wrote:
>> From: Purna Chandra Mandal
>> Document the devicetree bindings for the SPI peripheral found
>> on Microchip PIC32 class devices.
>> Signed-off-by: Purna
Thanks Mark.
On 02/02/2016 04:47 AM, Mark Brown wrote:
> On Mon, Feb 01, 2016 at 03:39:23PM -0700, Joshua Henderson wrote:
>> From: Purna Chandra Mandal
>> There is a BUG in the way SPI_MASTER_MUST_RX/TX is implemented which can
>> create
> Bug is a WORD like any ot
Thanks Mark.
On 02/02/2016 04:47 AM, Mark Brown wrote:
> On Mon, Feb 01, 2016 at 03:39:23PM -0700, Joshua Henderson wrote:
>> From: Purna Chandra Mandal <purna.man...@microchip.com>
>> There is a BUG in the way SPI_MASTER_MUST_RX/TX is implemented which can
>> crea
On 02/02/2016 04:41 PM, Sergei Shtylyov wrote:
> Hello.
> On 2/2/2016 1:44 AM, Joshua Henderson wrote:
>> From: Purna Chandra Mandal <purna.man...@microchip.com>
>> Document the devicetree bindings for the SPI peripheral found
>> on Microchip PIC32 class devices.
&
On 01/30/2016 05:28 AM, Stephen Boyd wrote:
> On 01/13, Joshua Henderson wrote:
>> diff --git a/drivers/clk/clk-pic32.c b/drivers/clk/clk-pic32.c
>> new file mode 100644
>> index 000..9dc5f78
>> --- /dev/null
>> +++ b/drivers/clk/clk-pic32.c
>> @@ -0,0
On 01/30/2016 05:28 AM, Stephen Boyd wrote:
> On 01/13, Joshua Henderson wrote:
>> diff --git a/drivers/clk/clk-pic32.c b/drivers/clk/clk-pic32.c
>> new file mode 100644
>> index 000..9dc5f78
>> --- /dev/null
>> +++ b/drivers/clk/clk-pic32.c
>> @@ -0,0
On 12/18/2015 09:14 PM, Rob Herring wrote:
> On Mon, Dec 14, 2015 at 03:42:05PM -0700, Joshua Henderson wrote:
>> From: Purna Chandra Mandal
>>
>> Document the devicetree bindings for the clock driver found on Microchip
>> PIC32 class devices.
>>
>> Signed-
On 12/18/2015 09:14 PM, Rob Herring wrote:
> On Mon, Dec 14, 2015 at 03:42:05PM -0700, Joshua Henderson wrote:
>> From: Purna Chandra Mandal <purna.man...@microchip.com>
>>
>> Document the devicetree bindings for the clock driver found on Microchip
>> PIC3
101 - 134 of 134 matches
Mail list logo
