Re: [PATCH] spi-fsl-dspi: Fix CTAR Register access

2015-12-09 Thread Bhuvanchandra DV
On 12/10/2015 02:11 AM, Mark Brown wrote: On Wed, Dec 09, 2015 at 11:51:39AM +0530, Bhuvanchandra DV wrote: DSPI instances in Vybrid have a different amount of chip selects and CTARs (Clock and transfer Attributes Register). In case of DSPI1 we only have 2 CTAR registers and 4 CS. In present

Re: [PATCH] spi-fsl-dspi: Fix CTAR Register access

2015-12-09 Thread Mark Brown
On Wed, Dec 09, 2015 at 11:51:39AM +0530, Bhuvanchandra DV wrote: > DSPI instances in Vybrid have a different amount of chip selects > and CTARs (Clock and transfer Attributes Register). In case of > DSPI1 we only have 2 CTAR registers and 4 CS. In present driver This doesn't apply against,

Re: [PATCH] spi-fsl-dspi: Fix CTAR Register access

2015-12-09 Thread Mark Brown
On Wed, Dec 09, 2015 at 11:51:39AM +0530, Bhuvanchandra DV wrote: > DSPI instances in Vybrid have a different amount of chip selects > and CTARs (Clock and transfer Attributes Register). In case of > DSPI1 we only have 2 CTAR registers and 4 CS. In present driver This doesn't apply against,

Re: [PATCH] spi-fsl-dspi: Fix CTAR Register access

2015-12-09 Thread Bhuvanchandra DV
On 12/10/2015 02:11 AM, Mark Brown wrote: On Wed, Dec 09, 2015 at 11:51:39AM +0530, Bhuvanchandra DV wrote: DSPI instances in Vybrid have a different amount of chip selects and CTARs (Clock and transfer Attributes Register). In case of DSPI1 we only have 2 CTAR registers and 4 CS. In present

[PATCH] spi-fsl-dspi: Fix CTAR Register access

2015-12-08 Thread Bhuvanchandra DV
DSPI instances in Vybrid have a different amount of chip selects and CTARs (Clock and transfer Attributes Register). In case of DSPI1 we only have 2 CTAR registers and 4 CS. In present driver implementation CTAR offset is derived from CS instance which will lead to out of bound access if chip

[PATCH] spi-fsl-dspi: Fix CTAR Register access

2015-12-08 Thread Bhuvanchandra DV
DSPI instances in Vybrid have a different amount of chip selects and CTARs (Clock and transfer Attributes Register). In case of DSPI1 we only have 2 CTAR registers and 4 CS. In present driver implementation CTAR offset is derived from CS instance which will lead to out of bound access if chip