On Wed, 2015-06-17 at 22:03 +0300, Andy Shevchenko wrote:
> On Intel Edison we have a nice implementation of x86 platform without
> legacy
> PIC and with specific PCI. There are devices which are not using
> interrupt by
> some reasons, but have them as IRQ0 in the PCI configuration.
> Suprising
On Intel Edison we have a nice implementation of x86 platform without legacy
PIC and with specific PCI. There are devices which are not using interrupt by
some reasons, but have them as IRQ0 in the PCI configuration. Suprisingly the
first eMMC host controller is the actual user for IRQ0. Since we h
2 matches
Mail list logo
