On Tue, 26 Jul 2016, Nilay Vaish wrote:
On 12 July 2016 at 20:02, Fenghua Yu wrote:
From: Vikas Shivappa
On Intel SKUs that support Code Data Prioritization(CDP), intel_rdt
operates in 2 modes - legacy cache allocation mode/default or
On Tue, 26 Jul 2016, Nilay Vaish wrote:
On 12 July 2016 at 20:02, Fenghua Yu wrote:
From: Vikas Shivappa
On Intel SKUs that support Code Data Prioritization(CDP), intel_rdt
operates in 2 modes - legacy cache allocation mode/default or CDP mode.
When CDP is enabled, the number of
On 12 July 2016 at 20:02, Fenghua Yu wrote:
> From: Vikas Shivappa
>
> On Intel SKUs that support Code Data Prioritization(CDP), intel_rdt
> operates in 2 modes - legacy cache allocation mode/default or CDP mode.
>
> When CDP is enabled, the
On 12 July 2016 at 20:02, Fenghua Yu wrote:
> From: Vikas Shivappa
>
> On Intel SKUs that support Code Data Prioritization(CDP), intel_rdt
> operates in 2 modes - legacy cache allocation mode/default or CDP mode.
>
> When CDP is enabled, the number of available CLOSids is halved. Hence the
>
From: Vikas Shivappa
On Intel SKUs that support Code Data Prioritization(CDP), intel_rdt
operates in 2 modes - legacy cache allocation mode/default or CDP mode.
When CDP is enabled, the number of available CLOSids is halved. Hence the
enabling is done when less
From: Vikas Shivappa
On Intel SKUs that support Code Data Prioritization(CDP), intel_rdt
operates in 2 modes - legacy cache allocation mode/default or CDP mode.
When CDP is enabled, the number of available CLOSids is halved. Hence the
enabling is done when less than half the number of CLOSids
6 matches
Mail list logo