All MStar/SigmaStar ARMv7 SoCs have the CPU PLL at the same
place so add it to the base dtsi.

Signed-off-by: Daniel Palmer <dan...@0x0f.com>
---
 arch/arm/boot/dts/mstar-v7.dtsi | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/arch/arm/boot/dts/mstar-v7.dtsi b/arch/arm/boot/dts/mstar-v7.dtsi
index 075d583d6f40..d323c1a3f3c2 100644
--- a/arch/arm/boot/dts/mstar-v7.dtsi
+++ b/arch/arm/boot/dts/mstar-v7.dtsi
@@ -132,6 +132,13 @@ mpll: mpll@206000 {
                                clocks = <&xtal>;
                        };
 
+                       cpupll: cpupll@206400 {
+                               compatible = "mstar,msc313-cpupll";
+                               reg = <0x206400 0x200>;
+                               #clock-cells = <0>;
+                               clocks = <&mpll MSTAR_MSC313_MPLL_DIV2>;
+                       };
+
                        gpio: gpio@207800 {
                                #gpio-cells = <2>;
                                reg = <0x207800 0x200>;
-- 
2.30.0.rc2

Reply via email to