From: Marek Vasut <ma...@denx.de>

[ Upstream commit 010ca9fe500bfe365860b50220ff80541c18f0e1 ]

Add PHY reset GPIO on AV96 ethernet PHY.

Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasi...@linaro.org>
Signed-off-by: Marek Vasut <ma...@denx.de>
Cc: Alexandre Torgue <alexandre.tor...@st.com>
Cc: Manivannan Sadhasivam <manivannan.sadhasi...@linaro.org>
Cc: Maxime Coquelin <mcoquelin.st...@gmail.com>
Cc: Patrice Chotard <patrice.chot...@st.com>
Cc: Patrick Delaunay <patrick.delau...@st.com>
Cc: linux-st...@st-md-mailman.stormreply.com
To: linux-arm-ker...@lists.infradead.org
Signed-off-by: Alexandre Torgue <alexandre.tor...@st.com>
Signed-off-by: Sasha Levin <sas...@kernel.org>
---
 arch/arm/boot/dts/stm32mp157a-avenger96.dts | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/arch/arm/boot/dts/stm32mp157a-avenger96.dts 
b/arch/arm/boot/dts/stm32mp157a-avenger96.dts
index 2e4742c53d048..7b8c3f25861c9 100644
--- a/arch/arm/boot/dts/stm32mp157a-avenger96.dts
+++ b/arch/arm/boot/dts/stm32mp157a-avenger96.dts
@@ -91,6 +91,9 @@
                #address-cells = <1>;
                #size-cells = <0>;
                compatible = "snps,dwmac-mdio";
+               reset-gpios = <&gpioz 2 GPIO_ACTIVE_LOW>;
+               reset-delay-us = <1000>;
+
                phy0: ethernet-phy@7 {
                        reg = <7>;
                };
-- 
2.25.1



Reply via email to