On Thu, Apr 11, 2019 at 07:58:33PM +, Sowjanya Komatineni wrote:
> > On Thu, Apr 04, 2019 at 05:14:10PM -0700, Sowjanya Komatineni wrote:
> > > Some SPI Master controllers support configuring Least significant byte
> > > first or Most significant byte first order for transfers. Also some
>
> On Thu, Apr 04, 2019 at 05:14:10PM -0700, Sowjanya Komatineni wrote:
> > Some SPI Master controllers support configuring Least significant byte
> > first or Most significant byte first order for transfers. Also some
> > SPI slave devices expect bytes to be in Least significant first order
> >
On Thu, Apr 04, 2019 at 05:14:10PM -0700, Sowjanya Komatineni wrote:
> Some SPI Master controllers support configuring Least significant byte
> first or Most significant byte first order for transfers. Also some SPI
> slave devices expect bytes to be in Least significant first order and
> some
Some SPI Master controllers support configuring Least significant byte
first or Most significant byte first order for transfers. Also some SPI
slave devices expect bytes to be in Least significant first order and
some devices expect Most significant first order.
SPI driver declares mode and
4 matches
Mail list logo