Re: [PATCH v2] ASoC: wm8962: Relax bit clock divider searching

On Mon, 8 Mar 2021 10:34:37 +0800, Shengjiu Wang wrote: > With S20_3LE format case, the sysclk = rate * 384, > the bclk = rate * 20 * 2, there is no proper bclk divider > for 384 / 40, because current condition needs exact match. > So driver fails to configure the clocking: > > wm8962 3-001a:

Re: [PATCH v2] ASoC: wm8962: Relax bit clock divider searching

On Mon, Mar 08, 2021 at 10:34:37AM +0800, Shengjiu Wang wrote: > With S20_3LE format case, the sysclk = rate * 384, > the bclk = rate * 20 * 2, there is no proper bclk divider > for 384 / 40, because current condition needs exact match. > So driver fails to configure the clocking: > > wm8962

[PATCH v2] ASoC: wm8962: Relax bit clock divider searching

With S20_3LE format case, the sysclk = rate * 384, the bclk = rate * 20 * 2, there is no proper bclk divider for 384 / 40, because current condition needs exact match. So driver fails to configure the clocking: wm8962 3-001a: Unsupported BCLK ratio 9 Fix this by relaxing bitclk divider