From: Yongqiang Niu <yongqiang....@mediatek.com>

add gce node for mt8192

Signed-off-by: Yongqiang Niu <yongqiang....@mediatek.com>
Signed-off-by: Hsin-Yi Wang <hsi...@chromium.org>
---
 arch/arm64/boot/dts/mediatek/mt8192.dtsi | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi 
b/arch/arm64/boot/dts/mediatek/mt8192.dtsi
index 9757138a8bbd8..1afa6ad06b2b8 100644
--- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi
@@ -5,6 +5,7 @@
  */
 
 /dts-v1/;
+#include <dt-bindings/gce/mt8192-gce.h>
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/interrupt-controller/irq.h>
 #include <dt-bindings/pinctrl/mt8192-pinfunc.h>
@@ -291,6 +292,15 @@ systimer: timer@10017000 {
                        clock-names = "clk13m";
                };
 
+               gce: mailbox@10228000 {
+                       compatible = "mediatek,mt8192-gce";
+                       reg = <0 0x10228000 0 0x4000>;
+                       interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH 0>;
+                       #mbox-cells = <3>;
+                       clocks = <&infracfg CLK_INFRA_GCE>;
+                       clock-names = "gce";
+               };
+
                uart0: serial@11002000 {
                        compatible = "mediatek,mt8192-uart",
                                     "mediatek,mt6577-uart";
-- 
2.30.0.365.g02bc693789-goog

Reply via email to