Hi Heiko,
On 2016/8/8 17:55, Frank Wang wrote:
Hi Heiko,
On 2016/8/6 0:05, Heiko Stübner wrote:
Hi Frank,
Am Freitag, 5. August 2016, 16:34:42 schrieb Frank Wang:
On 2016/8/5 3:10, Heiko Stübner wrote:
Am Dienstag, 2. August 2016, 15:19:56 schrieb Xing Zheng:
Export these source clocks for
Hi Heiko,
On 2016/8/6 0:05, Heiko Stübner wrote:
Hi Frank,
Am Freitag, 5. August 2016, 16:34:42 schrieb Frank Wang:
On 2016/8/5 3:10, Heiko Stübner wrote:
Am Dienstag, 2. August 2016, 15:19:56 schrieb Xing Zheng:
Export these source clocks for usbphy.
Signed-off-by: Xing Zheng
can you ple
Hi Frank,
Am Freitag, 5. August 2016, 16:34:42 schrieb Frank Wang:
> On 2016/8/5 3:10, Heiko Stübner wrote:
> > Am Dienstag, 2. August 2016, 15:19:56 schrieb Xing Zheng:
> >> Export these source clocks for usbphy.
> >>
> >> Signed-off-by: Xing Zheng
> >
> > can you please provide a rationale wh
Hi Heiko,
On 2016/8/5 3:10, Heiko Stübner wrote:
Hi Xing,
Am Dienstag, 2. August 2016, 15:19:56 schrieb Xing Zheng:
Export these source clocks for usbphy.
Signed-off-by: Xing Zheng
can you please provide a rationale why you need manual control over that
intermediate clock?
Well, From belo
Hi Xing,
Am Dienstag, 2. August 2016, 15:19:56 schrieb Xing Zheng:
> Export these source clocks for usbphy.
>
> Signed-off-by: Xing Zheng
can you please provide a rationale why you need manual control over that
intermediate clock?
The two usbphys seem to use the clk_usb2phyX_ref clocks, gene
Export these source clocks for usbphy.
Signed-off-by: Xing Zheng
---
Changes in v3: None
Changes in v2: None
drivers/clk/rockchip/clk-rk3399.c |4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/clk/rockchip/clk-rk3399.c
b/drivers/clk/rockchip/clk-rk3399.c
inde
6 matches
Mail list logo