On 2014/11/6 21:07, Joerg Roedel wrote:
> On Tue, Nov 04, 2014 at 08:01:34PM +0800, Jiang Liu wrote:
>> Patch 1-5 enhance irqdomain and irq core to support hierarchy irqdomain
>> and stacked irqchip.
>> Patch 6-12 implement an irqdomain to manange CPU interrupt vectors, and
>> it's the root
On Tue, Nov 04, 2014 at 08:01:34PM +0800, Jiang Liu wrote:
> Patch 1-5 enhance irqdomain and irq core to support hierarchy irqdomain
> and stacked irqchip.
> Patch 6-12 implement an irqdomain to manange CPU interrupt vectors, and
> it's the root irqdomain for x86 platforms.
> Patch 13-16 converts
On Tue, Nov 04, 2014 at 08:01:34PM +0800, Jiang Liu wrote:
Patch 1-5 enhance irqdomain and irq core to support hierarchy irqdomain
and stacked irqchip.
Patch 6-12 implement an irqdomain to manange CPU interrupt vectors, and
it's the root irqdomain for x86 platforms.
Patch 13-16 converts Intel
On 2014/11/6 21:07, Joerg Roedel wrote:
On Tue, Nov 04, 2014 at 08:01:34PM +0800, Jiang Liu wrote:
Patch 1-5 enhance irqdomain and irq core to support hierarchy irqdomain
and stacked irqchip.
Patch 6-12 implement an irqdomain to manange CPU interrupt vectors, and
it's the root irqdomain for
Hi Jiang,
On Wed, Nov 05, 2014 at 06:28:45PM +0800, Jiang Liu wrote:
> diff --git a/drivers/pci/msi.c b/drivers/pci/msi.c
> index 7423ee16972f..62ba8a6f6e79 100644
> --- a/drivers/pci/msi.c
> +++ b/drivers/pci/msi.c
> @@ -1211,7 +1211,7 @@ int msi_irq_domain_alloc_irqs(struct irq_domain
>
Hi Joerg,
Seems like a silly bug, could you please help to try this
fix?
Regards!
Gerry
diff --git a/drivers/pci/msi.c b/drivers/pci/msi.c
index 7423ee16972f..62ba8a6f6e79 100644
--- a/drivers/pci/msi.c
+++ b/drivers/pci/msi.c
@@ -1211,7 +1211,7 @@ int msi_irq_domain_alloc_irqs(struct
On Wed, Nov 05, 2014 at 05:41:50PM +0800, Jiang Liu wrote:
> Could you please help to apply the attached patch and send me
> console outputs?
Sure, here it is.
[0.00] Initializing cgroup subsys cpuset
[0.00] Initializing cgroup subsys cpu
[0.00] Initializing cgroup
Hi Joerg,
Could you please help to apply the attached patch and send me
console outputs?
Regards!
Gerry
On 2014/11/5 16:51, Joerg Roedel wrote:
> On Tue, Nov 04, 2014 at 11:12:51PM +0800, Jiang Liu wrote:
>> Do you have the call stack?
>
> Okay, had some issues with serial setup,
On 2014/11/5 16:51, Joerg Roedel wrote:
> On Tue, Nov 04, 2014 at 11:12:51PM +0800, Jiang Liu wrote:
>> Do you have the call stack?
>
> Okay, had some issues with serial setup, but now its working. Here is
> the complete panic msg from the AMD Kaveri box (the panic only occurs
> with IOMMU
On Tue, Nov 04, 2014 at 11:12:51PM +0800, Jiang Liu wrote:
> Do you have the call stack?
Okay, had some issues with serial setup, but now its working. Here is
the complete panic msg from the AMD Kaveri box (the panic only occurs
with IOMMU enabled):
[2.487552] ahci :00:11.0: AHCI
On Tue, Nov 04, 2014 at 11:12:51PM +0800, Jiang Liu wrote:
Do you have the call stack?
Okay, had some issues with serial setup, but now its working. Here is
the complete panic msg from the AMD Kaveri box (the panic only occurs
with IOMMU enabled):
[2.487552] ahci :00:11.0: AHCI
On 2014/11/5 16:51, Joerg Roedel wrote:
On Tue, Nov 04, 2014 at 11:12:51PM +0800, Jiang Liu wrote:
Do you have the call stack?
Okay, had some issues with serial setup, but now its working. Here is
the complete panic msg from the AMD Kaveri box (the panic only occurs
with IOMMU
Hi Joerg,
Could you please help to apply the attached patch and send me
console outputs?
Regards!
Gerry
On 2014/11/5 16:51, Joerg Roedel wrote:
On Tue, Nov 04, 2014 at 11:12:51PM +0800, Jiang Liu wrote:
Do you have the call stack?
Okay, had some issues with serial setup, but now
On Wed, Nov 05, 2014 at 05:41:50PM +0800, Jiang Liu wrote:
Could you please help to apply the attached patch and send me
console outputs?
Sure, here it is.
[0.00] Initializing cgroup subsys cpuset
[0.00] Initializing cgroup subsys cpu
[0.00] Initializing cgroup
Hi Joerg,
Seems like a silly bug, could you please help to try this
fix?
Regards!
Gerry
diff --git a/drivers/pci/msi.c b/drivers/pci/msi.c
index 7423ee16972f..62ba8a6f6e79 100644
--- a/drivers/pci/msi.c
+++ b/drivers/pci/msi.c
@@ -1211,7 +1211,7 @@ int msi_irq_domain_alloc_irqs(struct
Hi Jiang,
On Wed, Nov 05, 2014 at 06:28:45PM +0800, Jiang Liu wrote:
diff --git a/drivers/pci/msi.c b/drivers/pci/msi.c
index 7423ee16972f..62ba8a6f6e79 100644
--- a/drivers/pci/msi.c
+++ b/drivers/pci/msi.c
@@ -1211,7 +1211,7 @@ int msi_irq_domain_alloc_irqs(struct irq_domain
*domain, int
On Tue, Nov 04, 2014 at 11:12:51PM +0800, Jiang Liu wrote:
> Do you have the call stack? I have changed the way to call
> irq_set_msi_desc_off() for MSI/MSIx interrupts, which may cause the
> panic. Patch 19-21 changes the PCI MSI code.
Unfortunatly I have no full call-stack yet, as the
On 2014/11/4 22:47, Joerg Roedel wrote:
> Hi Jiang,
>
> On Tue, Nov 04, 2014 at 08:01:34PM +0800, Jiang Liu wrote:
>> This is the second patch set to enable support of hierarchy irqdomain
>> on x86 platforms. It depends on the first part at:
>> https://lkml.org/lkml/2014/10/27/122
>> And you may
Hi Jiang,
On Tue, Nov 04, 2014 at 08:01:34PM +0800, Jiang Liu wrote:
> This is the second patch set to enable support of hierarchy irqdomain
> on x86 platforms. It depends on the first part at:
> https://lkml.org/lkml/2014/10/27/122
> And you may access it at:
>
We plan to restructure x86 interrupt code based on hierarchy irqdomain,
that is to build irqdomains for CPU vector, interrupt remapping unit,
IOAPIC, MSI and HPET etc and organize those irqdomains in hierarchy mode.
Each irqdomain manages corresponding interrupt controller and talks to
parent
We plan to restructure x86 interrupt code based on hierarchy irqdomain,
that is to build irqdomains for CPU vector, interrupt remapping unit,
IOAPIC, MSI and HPET etc and organize those irqdomains in hierarchy mode.
Each irqdomain manages corresponding interrupt controller and talks to
parent
Hi Jiang,
On Tue, Nov 04, 2014 at 08:01:34PM +0800, Jiang Liu wrote:
This is the second patch set to enable support of hierarchy irqdomain
on x86 platforms. It depends on the first part at:
https://lkml.org/lkml/2014/10/27/122
And you may access it at:
https://github.com/jiangliu/linux.git
On 2014/11/4 22:47, Joerg Roedel wrote:
Hi Jiang,
On Tue, Nov 04, 2014 at 08:01:34PM +0800, Jiang Liu wrote:
This is the second patch set to enable support of hierarchy irqdomain
on x86 platforms. It depends on the first part at:
https://lkml.org/lkml/2014/10/27/122
And you may access it
On Tue, Nov 04, 2014 at 11:12:51PM +0800, Jiang Liu wrote:
Do you have the call stack? I have changed the way to call
irq_set_msi_desc_off() for MSI/MSIx interrupts, which may cause the
panic. Patch 19-21 changes the PCI MSI code.
Unfortunatly I have no full call-stack yet, as the
24 matches
Mail list logo
