On Wed, 21 Jan 2015, Daniel Thompson wrote:
> @@ -307,6 +307,7 @@ static inline irq_hw_number_t irqd_to_hwirq(struct
> irq_data *d)
> * @irq_eoi: end of interrupt
> * @irq_set_affinity:set the CPU affinity on SMP machines
> * @irq_retrigger: resend an IRQ to the CPU
> + *
On Wed, 21 Jan 2015, Daniel Thompson wrote:
@@ -307,6 +307,7 @@ static inline irq_hw_number_t irqd_to_hwirq(struct
irq_data *d)
* @irq_eoi: end of interrupt
* @irq_set_affinity:set the CPU affinity on SMP machines
* @irq_retrigger: resend an IRQ to the CPU
+ *
Some combinations of architectures and interrupt controllers make it
possible for abitrary interrupt signals to be selectively made immune to
masking by local_irq_disable(). For example, on ARM platforms, many
interrupt controllers allow interrupts to be routed to FIQ rather than IRQ.
These
Some combinations of architectures and interrupt controllers make it
possible for abitrary interrupt signals to be selectively made immune to
masking by local_irq_disable(). For example, on ARM platforms, many
interrupt controllers allow interrupts to be routed to FIQ rather than IRQ.
These
4 matches
Mail list logo