...@gmail.com; mika.westerb...@linux.intel.com
Cc: linux-...@vger.kernel.org; linux-kernel@vger.kernel.org; Jia, Pei P
; ashok@linux.intel.com; h...@infradead.org;
j...@perches.com
Subject: Re: [PATCH 2/5 V4] PCI: pciehp: check and wait port status out of DPC
before handling DLLSC and PDC
On 9/27/20
russell.cc; Lukas Wunner ; Andy Shevchenko
; Stuart Hayes ;
Alexandru Gagniuc ; Mika Westerberg
; linux-pci ; Linux
Kernel Mailing List ; Jia, Pei P
; ashok@linux.intel.com; Kuppuswamy, Sathyanarayanan
; Christoph Hellwig ;
Joe Perches
Subject: Re: [PATCH 2/5 V4] PCI: pciehp: check and wait p
On Sun, Sep 27, 2020 at 11:31 AM Ethan Zhao wrote:
>
> When root port has DPC capability and it is enabled, then triggered by
> errors, DPC DLLSC and PDC interrupts will be sent to DPC driver, pciehp
> driver at the same time.
> That will cause following result:
>
> 1. Link and device are recovere
3 matches
Mail list logo
