[PATCH 7/8] riscv: implement __get_kernel_nofault and __put_user_nofault

Implement the non-faulting kernel access helpers directly instead of abusing the uaccess routines under set_fs(KERNEL_DS). Signed-off-by: Christoph Hellwig --- arch/riscv/include/asm/uaccess.h | 20 1 file changed, 20 insertions(+) diff --git

[PATCH 3/8] asm-generic: add nommu implementations of __{get,put}_kernel_nofault

Add native implementations of __{get,put}_kernel_nofault using {get,put}_unaligned, just like the {get,put}_user implementations. Signed-off-by: Christoph Hellwig --- include/asm-generic/uaccess.h | 16 1 file changed, 16 insertions(+) diff --git

[PATCH 5/8] riscv: use memcpy based uaccess for nommu again

This reverts commit adccfb1a805ea84d2db38eb53032533279bdaa97. Now that the generic uaccess by mempcy code handles unaligned addresses the generic code can be used for all RISC-V CPUs. Signed-off-by: Christoph Hellwig --- arch/riscv/Kconfig | 1 + arch/riscv/include/asm/uaccess.h

[PATCH 8/8] riscv: remove address space overrides using set_fs()

Stop providing the possibility to override the address space using set_fs() now that there is no need for that any more. Signed-off-by: Christoph Hellwig --- arch/riscv/Kconfig | 1 - arch/riscv/include/asm/thread_info.h | 6 -- arch/riscv/include/asm/uaccess.h | 27

remove set_fs for riscv v2

Hi all, this series converts riscv to the new set_fs less world and is on top of this branch: https://git.kernel.org/pub/scm/linux/kernel/git/viro/vfs.git/log/?h=base.set_fs The first four patches are general improvements and enablement for all nommu ports, and might make sense to merge

[PATCH 6/8] riscv: refactor __get_user and __put_user

Add new __get_user_nocheck and __put_user_nocheck that switch on the size and call the actual inline assembly helpers, and move the uaccess enable / disable into the actual __get_user and __put_user. This prepares for natively implementing __get_kernel_nofault and __put_kernel_nofault. Also

[PATCH 4/8] asm-generic: make the set_fs implementation optional

Put all the set_fs related code under CONFIG_SET_FS so that asm-generic/uaccess.h can be used for set_fs-less builds. Signed-off-by: Christoph Hellwig --- include/asm-generic/uaccess.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/include/asm-generic/uaccess.h

[PATCH 1/8] uaccess: provide a generic TASK_SIZE_MAX definition

Define TASK_SIZE_MAX as TASK_SIZE if not otherwise defined. Signed-off-by: Christoph Hellwig --- include/linux/uaccess.h | 4 1 file changed, 4 insertions(+) diff --git a/include/linux/uaccess.h b/include/linux/uaccess.h index 70073c802b48ed..d0e43761c708d8 100644 ---

[PATCH 2/8] asm-generic: improve the nommu {get,put}_user handling

Instead of reusing raw_{copy,to}_from_user implement separate handlers using {get,put}_unaligned. This ensures unaligned access is handled correctly, and avoid the need for the small constant size optimization in raw_{copy,to}_from_user. Signed-off-by: Christoph Hellwig ---

Re: [PATCH v2 2/3] soc: sifive: Add SiFive specific Cadence DDR controller driver

On 9/6/20 10:47 PM, Yash Shah wrote: > diff --git a/drivers/soc/sifive/Kconfig b/drivers/soc/sifive/Kconfig > index 58cf8c4..f41d8fe 100644 > --- a/drivers/soc/sifive/Kconfig > +++ b/drivers/soc/sifive/Kconfig > @@ -7,4 +7,10 @@ config SIFIVE_L2 > help > Support for the L2 cache

[PATCH v2 1/3] dt-bindings: riscv: Add DT documentation for DDR Controller in SiFive SoCs

Add device tree bindings for SiFive FU540 DDR controller driver Signed-off-by: Yash Shah Reviewed-by: Palmer Dabbelt Acked-by: Palmer Dabbelt --- .../devicetree/bindings/riscv/sifive-ddr.yaml | 41 ++ 1 file changed, 41 insertions(+) create mode 100644

[PATCH v2 0/3] SiFive DDR controller and EDAC support

The series add supports for SiFive DDR controller driver. This driver is use to manage the Cadence DDR controller present in SiFive SoCs. Currently it manages only the EDAC feature of the DDR controller. The series also adds Memory controller EDAC support for SiFive platform. It register for

[PATCH v2 3/3] EDAC/sifive: Add EDAC support for Memory Controller in SiFive SoCs

Add Memory controller EDAC support to the SiFive platform EDAC driver. It registers for ECC notifier events from the memory controller. Signed-off-by: Yash Shah Reviewed-by: Palmer Dabbelt Acked-by: Palmer Dabbelt --- drivers/edac/Kconfig | 2 +- drivers/edac/sifive_edac.c | 119

[PATCH v2 2/3] soc: sifive: Add SiFive specific Cadence DDR controller driver

Add a driver to manage the Cadence DDR controller present on SiFive SoCs At present the driver manages the EDAC feature of the DDR controller. Additional features may be added to the driver in future to control other aspects of the DDR controller. Signed-off-by: Yash Shah Reviewed-by: Palmer

Re: [PATCH V2] sysfs: Add sysfs_emit and sysfs_emit_at to format sysfs output

On Sun, Sep 06, 2020 at 10:24:20AM -0700, Joe Perches wrote: > On Sat, 2020-08-29 at 16:48 -0700, Joe Perches wrote: > > Output defects can exist in sysfs content using sprintf and snprintf. > > > > sprintf does not know the PAGE_SIZE maximum of the temporary buffer > > used for outputting sysfs

Re: [Linux-kernel-mentees] [PATCH] block : Fix use-after-free Read in delete_partition

On Mon, Sep 07, 2020 at 01:41:56AM +0530, Anant Thazhemadam wrote: > A use-after-free read of the kobject member being casted out to the > device structure containing it seems to be potentially possible > due to unsafe casting using container_of (since an edge case such > as when the ptr being

[PATCH 5/7] dt-bindings: pci: layerscape-pci: Update the description of SCFG property

From: Hou Zhiqiang Update the description of the second entry of 'fsl,pcie-scfg' property, as the LS1043A PCIe controller also has some control registers in SCFG block, while it has 3 controllers. Signed-off-by: Hou Zhiqiang --- Documentation/devicetree/bindings/pci/layerscape-pci.txt | 2 +-

[PATCH 6/7] dts: arm64: ls1043a: Add SCFG phandle for PCIe nodes

From: Hou Zhiqiang The LS1043A PCIe controller has some control registers in SCFG block, so add the SCFG phandle for each PCIe controller DT node. Signed-off-by: Hou Zhiqiang --- arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 3 +++ 1 file changed, 3 insertions(+) diff --git

[PATCH 7/7] PCI: layerscape: Add power management support

From: Hou Zhiqiang Add PME_Turn_Off/PME_TO_Ack handshake sequence, and finally put the PCIe controller into D3 state after the L2/L3 ready state transition process completion. Signed-off-by: Hou Zhiqiang --- drivers/pci/controller/dwc/pci-layerscape.c | 384 ++-

[PATCH 1/7] PCI: dwc: Fix a bug of the case dw_pci->ops is NULL

From: Hou Zhiqiang The dw_pci->ops may be a NULL, and fix it by adding one more check. Signed-off-by: Hou Zhiqiang --- drivers/pci/controller/dwc/pcie-designware.c | 12 ++-- 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/drivers/pci/controller/dwc/pcie-designware.c

[PATCH 4/7] arm64: dts: layerscape: Add big-endian property for PCIe nodes

From: Hou Zhiqiang Add the big-endian property for LS1012A, LS1043A and LS1046A PCIe devicetree nodes. Signed-off-by: Hou Zhiqiang --- arch/arm64/boot/dts/freescale/fsl-ls1012a.dtsi | 1 + arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 3 +++ arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi |

[PATCH 3/7] dt-bindings: pci: layerscape-pci: Add a optional property big-endian

From: Hou Zhiqiang This property is to indicate the endianness when accessing the PEX_LUT and PF register block, so if these registers are implemented in big-endian, specify this property. Signed-off-by: Hou Zhiqiang --- Documentation/devicetree/bindings/pci/layerscape-pci.txt | 4 1

[PATCH 2/7] PCI: layerscape: Change to use the DWC common link-up check function

From: Hou Zhiqiang The current Layerscape PCIe driver directly uses the physical layer LTSSM code to check the link-up state, which treats the > L0 states as link-up. This is not correct, since there is not explicit map between link-up state and LTSSM. So this patch changes to use the DWC common

[PATCH 0/7] PCI: layerscape: Add power management support

From: Hou Zhiqiang This patch series is to add PCIe power management support for NXP Layerscape platfroms. Hou Zhiqiang (7): PCI: dwc: Fix a bug of the case dw_pci->ops is NULL PCI: layerscape: Change to use the DWC common link-up check function dt-bindings: pci: layerscape-pci: Add a

Re: [PATCH] i2c: virtio: add a virtio i2c frontend driver

On 2020/9/4 下午9:21, Jie Deng wrote: On 2020/9/4 12:06, Jason Wang wrote: diff --git a/drivers/i2c/busses/Kconfig b/drivers/i2c/busses/Kconfig index 293e7a0..70c8e30 100644 --- a/drivers/i2c/busses/Kconfig +++ b/drivers/i2c/busses/Kconfig @@ -21,6 +21,17 @@ config I2C_ALI1535     This

Re: sa2ul.c:undefined reference to `crypto_authenc_extractkeys'

On Mon, Sep 07, 2020 at 11:12:53AM +0800, kernel test robot wrote: > tree: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git > master > head: f4d51dffc6c01a9e94650d95ce0104964f8ae822 > commit: d2c8ac187fc922e73930a1b2f6a211e27f595d01 crypto: sa2ul - Add AEAD > algorithm

Re: [PATCH] /dev/zero: also implement ->read

Le 06/09/2020 à 22:52, David Laight a écrit : From: Christophe Leroy Sent: 06 September 2020 19:36 Hi, Le 06/09/2020 à 20:21, Pavel Machek a écrit : Hi! Christophe reported a major speedup due to avoiding the iov_iter overhead, so just add this trivial function. Note that /dev/zero

[PATCH v3 2/2] dt-bindings: leds: Convert pwm to yaml

The example was adapted slightly to make use of the 'function' and 'color' properties. Suggested-by: Jacek Anaszewski Signed-off-by: Alexander Dahl Acked-by: Jacek Anaszewski --- Notes: v2 -> v3: * change license identifier to recommended one * added Acked-by

[PATCH v3 0/2] leds: pwm: Make automatic labels work

Hei hei, for leds-gpio you can use the properties 'function' and 'color' in the devicetree node and omit 'label', the label is constructed automatically. This is a common feature supposed to be working for all LED drivers. However it did not yet work for the 'leds-pwm' driver. This series fixes

[PATCH v3 1/2] leds: pwm: Allow automatic labels for DT based devices

If LEDs are configured through device tree and the property 'label' is omitted, the label is supposed to be generated from the properties 'function' and 'color' if present. While this works fine for e.g. the 'leds-gpio' driver, it did not for 'leds-pwm'. The reason is, you get this label naming

Re: [GIT PULL] xen: branch for v5.9-rc4

On 06.09.20 19:01, Linus Torvalds wrote: On Sat, Sep 5, 2020 at 9:44 PM Juergen Gross wrote: It contains a small series for fixing a problem with Xen PVH guests when running as backends (e.g. as dom0). Mapping other guests' memory now is working via ZONE_DEVICE, thus not requiring to abuse

[PATCH v5 3/7] perf util: Compare two streams

Stream is the branch history which is aggregated by the branch records from perf samples. Now we support the callchain as stream. If the callchain entries of one stream are fully matched with the callchain entries of another stream, we think two streams are matched. For example, cycles: 1,

[PATCH v5 7/7] perf diff: Support hot streams comparison

This patch enables perf-diff with "--stream" option. "--stream": Enable hot streams comparison Now let's see examples. perf record -b ... Generate perf.data.old with branch data perf record -b ... Generate perf.data with branch data perf diff --stream [ Matched hot streams ] hot

[PATCH v5 1/7] perf util: Create streams

We define the stream is the branch history which is aggregated by the branch records from perf samples. For example, the callchains aggregated from the branch records are considered as streams. By browsing the hot stream, we can understand the hot code path. Now we only support the callchain for

[PATCH v5 6/7] perf util: Report hot streams

We show the streams separately. They are divided into different sections. 1. "Matched hot streams" 2. "Hot streams in old perf data only" 3. "Hot streams in new perf data only". For each stream, we report the cycles and hot percent (hits%). For example, cycles: 2, hits: 4.08%

[PATCH v5 5/7] perf util: Calculate the sum of total streams hits

We have used callchain_node->hit to measure the hot level of one stream. This patch calculates the sum of hits of total streams. Thus in next patch, we can use following formula to report hot percent for one stream. hot percent = callchain_node->hit / sum of total hits Signed-off-by: Jin Yao

[PATCH v5 0/7] perf: Stream comparison

Sometimes, a small change in a hot function reducing the cycles of this function, but the overall workload doesn't get faster. It is interesting where the cycles are moved to. What it would like is to diff before/after streams. The stream is the branch history which is aggregated by the branch

[PATCH v5 4/7] perf util: Link stream pair

In previous patch, we have created an evsel_streams for one event, and top N hottest streams will be saved in a stream array in evsel_streams. This patch compares total streams among two evsel_streams. Once two streams are fully matched, they will be linked as a pair. From the pair, we can know

[PATCH v5 2/7] perf util: Get the evsel_streams by evsel_idx

In previous patch, we have created evsel_streams array This patch returns the specified evsel_streams according to the evsel_idx. Signed-off-by: Jin Yao --- v5: - Rebase to perf/core v4: - Rename the patch from 'perf util: Return per-event callchain streams' to 'perf util: Get the

[PATCH] ASoC: rt5682: Have global name clock option for parent clk

When adding parent clk(mclk) to wclk, this adds fallback option for the case where global clk name is used. Signed-off-by: Akshu Agrawal --- sound/soc/codecs/rt5682.c | 1 + 1 file changed, 1 insertion(+) diff --git a/sound/soc/codecs/rt5682.c b/sound/soc/codecs/rt5682.c index

[PATCHv3] selftests: rtnetlink: load fou module for kci_test_encap_fou() test

The kci_test_encap_fou() test from kci_test_encap() in rtnetlink.sh needs the fou module to work. Otherwise it will fail with: $ ip netns exec "$testns" ip fou add port ipproto 47 RTNETLINK answers: No such file or directory Error talking to the kernel Add the CONFIG_NET_FOU into the

Re: [PATCH v9 0/2] phy: Add USB PHY support on Intel LGM SoC

Hi Kishon, Vinod, Kindly, can you please merge it if there's no further comments. Rob given Reviewed-by tag to USB-PHY dt_schema YAML patch. Philipp Zabel given Reviewed-by tag to USB-PHY driver patch. Please consider and do the needful. Regards Vadivel On 28/8/2020 10:23 am,

[PATCH 5/9] perf metric: Release expr_parse_ctx after testing

The test_generic_metric() missed to release entries in the pctx. Asan reported following leak (and more): Direct leak of 128 byte(s) in 1 object(s) allocated from: #0 0x7f4c9396980e in calloc (/lib/x86_64-linux-gnu/libasan.so.5+0x10780e) #1 0x55f7e748cc14 in hashmap_grow

[PATCH 6/9] perf metric: Free metric when it failed to resolve

The metricgroup__add_metric() can find multiple match for a metric group and it's possible to fail. Also it can fail in the middle like in resolve_metric() even for single metric. In those cases, the intermediate list and ids will be leaked like: Direct leak of 3 byte(s) in 1 object(s)

[PATCH 9/9] perf test: Free formats for perf pmu parse test

The following leaks were detected by ASAN: Indirect leak of 360 byte(s) in 9 object(s) allocated from: #0 0x7fecc305180e in calloc (/lib/x86_64-linux-gnu/libasan.so.5+0x10780e) #1 0x560578f6dce5 in perf_pmu__new_format util/pmu.c:1333 #2 0x560578f752fc in perf_pmu_parse

[PATCH 1/9] perf evlist: Fix cpu/thread map leak

Asan reported leak of cpu and thread maps as they have one more refcount than released. I found that after setting evlist maps it should release it's refcount. It seems to be broken from the beginning so I chose the original commit as the culprit. But not sure how it's applied to stable trees

[PATCH 3/9] perf parse-event: Fix memory leak in evsel->unit

The evsel->unit borrows a pointer of pmu event or alias instead of owns a string. But tool event (duration_time) passes a result of strdup() caused a leak. It was found by ASAN during metric test: Direct leak of 210 byte(s) in 70 object(s) allocated from: #0 0x7fe366fca0b5 in strdup

Re: [PATCH v3 1/3] dt-bindings: iommu: Add binding for MediaTek MT8167 IOMMU

On Sun, 2020-09-06 at 17:19 +0200, Fabien Parent wrote: > This commit adds IOMMU binding documentation and larb port definitions > for the MT8167 SoC. > > Signed-off-by: Fabien Parent > Acked-by: Rob Herring > --- > > V3: Added mt8167-larb-port.h file for iommu port definitions > V2: no change

[PATCH 7/9] perf metric: Do not free metric when failed to resolve

It's dangerous to free the original metric when it's called from resolve_metric() as it's already in the metric_list and might have other resources too. Instead, it'd better let them bail out and be released properly at the later stage. So add a check when it's called from

[PATCH 4/9] perf test: Fix memory leaks in parse-metric test

It didn't release resources when there's an error so the test_recursion_fail() will leak some memory. Fixes: 0a507af9c681a ("perf tests: Add parse metric test for ipc metric") Signed-off-by: Namhyung Kim --- tools/perf/tests/parse-metric.c | 14 +- 1 file changed, 9 insertions(+), 5

[PATCHSET 0/9] perf tools: Fix various memory leaks

Hello, I've found and fixed a bunch of memory leaks during perf pmu and metric tests with address sanitizer. Before this, the tests were mostly failed due to the leaks since ASAN makes it return non-zero. Now I'm seeing no error with ASAN like below: $ ./perf test pmu metric 9: Parse perf

[PATCH 8/9] perf test: Free aliases for PMU event map aliases test

The aliases were never released causing the following leaks: Indirect leak of 1224 byte(s) in 9 object(s) allocated from: #0 0x7feefb830628 in malloc (/lib/x86_64-linux-gnu/libasan.so.5+0x107628) #1 0x56332c8f1b62 in __perf_pmu__new_alias util/pmu.c:322 #2 0x56332c8f401f in

[PATCH 2/9] perf parse-event: Fix cpu map leaks

Like evlist cpu map, evsel's cpu map should have proper refcount by releasing the original count after creation. This fixes the following ASAN report: Direct leak of 840 byte(s) in 70 object(s) allocated from: #0 0x7fe36703f628 in malloc (/lib/x86_64-linux-gnu/libasan.so.5+0x107628) #1

Re: [PATCH v3 3/3] iommu/mediatek: add support for MT8167

On Sun, 2020-09-06 at 17:19 +0200, Fabien Parent wrote: > Add support for the IOMMU on MT8167 > > Signed-off-by: Fabien Parent > --- > > V3: > * use LEGACY_IVRP_PADDR flag instead of using a platform data member > V2: > * removed if based on m4u_plat, and using instead the new >

[PATCH] PM: : fix @em_pd kernel-doc warning

From: Randy Dunlap Fix kernel-doc warning in : ../include/linux/device.h:613: warning: Function parameter or member 'em_pd' not described in 'device' Fixes: 1bc138c62295 ("PM / EM: add support for other devices than CPUs in Energy Model") Signed-off-by: Randy Dunlap Cc: Lukasz Luba Cc:

[PATCH 5/5] pinctrl: rockchip: populate platform device for rockchip gpio

Register both gpio driver and device as part of driver model, so that the '-gpio'/'-gpios' dependency in dts can be correctly handled by of_devlink/of_fwlink. Signed-off-by: Jianqun Xu --- drivers/pinctrl/pinctrl-rockchip.c | 261 + 1 file changed, 150 insertions(+),

Re: [PATCH 4.19 66/81] MIPS: Disable Loongson MMI instructions for kernel build

On Thu, Sep 3, 2020 at 11:28 AM Greg Kroah-Hartman wrote: > > On Wed, Aug 26, 2020 at 02:06:28PM -0700, Guenter Roeck wrote: > > Hi, > > > > On Wed, Oct 16, 2019 at 02:51:17PM -0700, Greg Kroah-Hartman wrote: > > > From: Paul Burton > > > > > > commit 2f2b4fd674cadd8c6b40eb629e140a14db4068fd

Re: ...and it built and boots without fuss.. Linux 5.9-rc4

On 17:37 Sun 06 Sep 2020, Linus Torvalds wrote: Hey, last weekend I said that rc3 was fairly small, and it was likely due to the usual timing fluctuations in pull requests. And guess what? Here we are, a week later, and yup - rc4 has all the pieces that were missing from rc3, and is larger than

sa2ul.c:undefined reference to `crypto_authenc_extractkeys'

tree: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git master head: f4d51dffc6c01a9e94650d95ce0104964f8ae822 commit: d2c8ac187fc922e73930a1b2f6a211e27f595d01 crypto: sa2ul - Add AEAD algorithm support date: 7 weeks ago config: x86_64-randconfig-s022-20200907 (attached as

[PATCH 1/2] dt-bindings: bus: Document breakpoint interrupt for gisb-arb

The GISB arbiter can have a third and optional interrupt to handle GISB breakpoints. Signed-off-by: Florian Fainelli --- Documentation/devicetree/bindings/bus/brcm,gisb-arb.txt | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git

[PATCH 2/2] bus: brcmstb_gisb: Add support for breakpoint interrupts

GISB breakpoint interrupts can be raised when a breakpoint has been enabled to match a specific master and/or GISB register address. Being able to print a message, similar to those done during target abort or timeout greatly helps debug systems. Signed-off-by: Florian Fainelli ---

[PATCH 0/2] bus: brcmstb_gisb: Add support for breakpoint interrupts

Hi all, This patch series adds support for GISB break point interrupts which can happen when a specific GISB range has been locked out by a security processor. Being able to get a debug message when such an access occurs greatly helps with debugging production software on Broadcom STB SoCs.

Re: linux-next: Signed-off-by missing for commit in the imx-mxs tree

On Mon, Sep 07, 2020 at 07:34:09AM +1000, Stephen Rothwell wrote: > Hi all, > > Commit > > 0f7242be58fe ("clk: imx: fix composite peripheral flags") > > is missing a Signed-off-by from its committer. Thanks for reporting, Stephen. I just fixed it up. Shawn

Re: [PATCH v2 06/12] soc/tegra: pmc: provide usb sleepwalk register map

Hi Thierry, Thanks for review. I will amend accordingly and submit a new patch. JC On 8/31/20 8:09 PM, Thierry Reding wrote: > On Mon, Aug 31, 2020 at 12:40:37PM +0800, JC Kuo wrote: >> This commit implements a register map which grants USB (UTMI and HSIC) >> sleepwalk registers access to USB

[PATCH 3/5] pinctrl: rockchip: enable gpio pclk for rockchip_gpio_to_irq

There need to enable pclk_gpio when do irq_create_mapping, since it will do access to gpio controller. Reviewed-by: Heiko Stuebner Signed-off-by: Jianqun Xu --- drivers/pinctrl/pinctrl-rockchip.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/pinctrl/pinctrl-rockchip.c

[PATCH v2 0/5] rockchip-pinctrl fixes for GKI

These patches will fix some issues and modify for GKI. Heiko Stuebner (1): pinctrl: rockchip: depend on OF Jianqun Xu (4): pinctrl: rockchip: make driver be tristate module pinctrl: rockchip: enable gpio pclk for rockchip_gpio_to_irq pinctrl: rockchip: create irq mapping in gpio_to_irq

[PATCH 1/5] pinctrl: rockchip: depend on OF

From: Heiko Stuebner The Rockchip pinctrl driver needs to handle information from Devicetree so only makes sense getting compiled on systems with CONFIG_OF enabled. This also fixes a problem found by the "kernel-test-robot" when compiling the driver on test-builds that do not have CONFIG_OF

[PATCH 2/5] pinctrl: rockchip: make driver be tristate module

Make pinctrl-rockchip driver to be tristate module, support to build as a module, this is useful for GKI. Signed-off-by: Jianqun Xu --- drivers/pinctrl/Kconfig| 2 +- drivers/pinctrl/pinctrl-rockchip.c | 18 ++ 2 files changed, 19 insertions(+), 1 deletion(-) diff

[PATCH 4/5] pinctrl: rockchip: create irq mapping in gpio_to_irq

Remove totally irq mappings create in probe, the gpio irq mapping will be created when do gpio_to_irq -> rockchip_gpio_to_irq -> irq_create_mapping This patch can speed up system boot on, also abandon many unused irq mappings' create. Reviewed-by: Heiko Stuebner

Re: [IB/srpt] c804af2c1d: last_state.test.blktests.exit_code.143

On 2020-08-24 06:30, Jason Gunthorpe wrote: > On Sun, Aug 23, 2020 at 02:18:41PM -0700, Bart Van Assche wrote:> >> The patch below is sufficient to unbreak blktests. I think that the >> deadlock while unloading rdma_rxe happens because the RDMA core waits for >> all ib_dev references to be

Re: [PATCH v2] stackleak: Fix a race between stack erasing sysctl handlers

Hi all, Any comments or suggestions? Thanks. On Fri, Aug 28, 2020 at 11:19 AM Muchun Song wrote: > > There is a race between the assignment of `table->data` and write value > to the pointer of `table->data` in the __do_proc_doulongvec_minmax() on > the other thread. > > CPU0:

Re: [RFC PATCH 0/5] KVM: arm64: Add pvtime LPT support

Hi Marc and Steven, On 2020/9/2 18:09, Steven Price wrote: > Hi Marc, > > Sorry for the slow response, I've been on holiday. > > On 22/08/2020 11:31, Marc Zyngier wrote: >> Hi Steven, >> >> On Wed, 19 Aug 2020 09:54:40 +0100, >> Steven Price wrote: >>> >>> On 18/08/2020 15:41, Marc Zyngier

drivers/scsi/pcmcia/nsp_io.h:231:24: sparse: sparse: incorrect type in argument 1 (different address spaces)

tree: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git master head: f4d51dffc6c01a9e94650d95ce0104964f8ae822 commit: e5fc436f06eef54ef512ea55a9db8eb9f2e76959 sparse: use static inline for __chk_{user,io}_ptr() date: 9 days ago config: sh-randconfig-s031-20200907 (attached

[PATCH 1/3] pinctrl: mvebu: Fix i2c sda definition for 98DX3236

Per the datasheet the i2c functions use MPP_Sel=0x1. They are documented as using MPP_Sel=0x4 as well but mixing 0x1 and 0x4 is clearly wrong. On the board tested 0x4 resulted in a non-functioning i2c bus so stick with 0x1 which works. Fixes: d7ae8f8dee7f ("pinctrl: mvebu: pinctrl driver for

[PATCH 3/3] ARM: dts: Add i2c0 pinctrl information for 98dx3236

Add pinctrl information for the 98dx3236 (and variants). There is only one choice for i2c0 MPP14 and MPP15. Signed-off-by: Chris Packham --- arch/arm/boot/dts/armada-xp-98dx3236.dtsi | 7 +++ 1 file changed, 7 insertions(+) diff --git a/arch/arm/boot/dts/armada-xp-98dx3236.dtsi

[PATCH 2/3] ARM: dts: Remove non-existent i2c1 from 98dx3236

The switches with integrated CPUs have only got a single i2c controller. The incorrectly gained one when they were split from the Armada-XP. Fixes: 43e28ba87708 ("ARM: dts: Use armada-370-xp as a base for armada-xp-98dx3236") Signed-off-by: Chris Packham ---

[PATCH 0/3] 98dx3236 i2c related fixes

I noticed these while adding support for i2c recovery for a couple of our boards. They date back to when I initially added support for the 98dx3236. They probably haven't been causing a problem because the HW defaults are correct and unless you attempt to use the specific pinctrl functions there

Re: [PATCH v2 05/12] phy: tegra: xusb: add sleepwalk and suspend/resume

Hi Thierry, Thanks for review. I will amend accordingly and submit a new patch. JC On 8/31/20 7:58 PM, Thierry Reding wrote: > Again, use a capital letter to start the subject after the prefix. > > On Mon, Aug 31, 2020 at 12:40:36PM +0800, JC Kuo wrote: >> This commit adds sleepwalk/wake and

Re: [PATCH tip/core/rcu 05/13] rcu: Always set .need_qs from __rcu_read_lock() for strict GPs

On Mon, Sep 07, 2020 at 08:11:55AM +0800, Boqun Feng wrote: > On Fri, Sep 04, 2020 at 06:41:42AM -0700, Paul E. McKenney wrote: > > On Fri, Sep 04, 2020 at 12:05:34PM +0800, Boqun Feng wrote: > > > Hi Paul, > > > > > > On Mon, Aug 31, 2020 at 11:11:12AM -0700, paul...@kernel.org wrote: > > > >

[PATCH v4] USB: quirks: Add USB_QUIRK_IGNORE_REMOTE_WAKEUP quirk for BYD zhaoxin notebook

Add a USB_QUIRK_IGNORE_REMOTE_WAKEUP quirk for the BYD zhaoxin notebook. This notebook come with usb touchpad. And we would like to disable touchpad wakeup on this notebook by default. Signed-off-by: Penghao --- Changes since v3: - Change subject from "HID:" to "USB:" Changes since v2: - Add

Re: [PATCH v2 04/12] phy: tegra: xusb: t210: add lane_iddq operations

Hi Thierry, Thanks for review. I will amend accordingly and submit a new patch. JC On 8/31/20 7:53 PM, Thierry Reding wrote: > On Mon, Aug 31, 2020 at 12:40:35PM +0800, JC Kuo wrote: >> As per Tegra210 TRM, before changing lane assignments, driver should >> keep lanes in IDDQ and sleep state;

[PATCH v3] cypto: mediatek - fix leaks in mtk_desc_ring_alloc

In the init loop, if an error occurs in function 'dma_alloc_coherent', then goto the err_cleanup section, in the cleanup loop, after run i--, the struct mtk_ring rising[i] will not be released, causing a memory leak Signed-off-by: Xiaoliang Pang --- drivers/crypto/mediatek/mtk-platform.c | 4

Re: [PATCH -next] powerpc/book3s64: fix link error with CONFIG_PPC_RADIX_MMU=n

On 2020/9/6 14:50, Christophe Leroy wrote: Le 05/09/2020 à 13:25, Yang Yingliang a écrit : Fix link error when CONFIG_PPC_RADIX_MMU is disabled: powerpc64-linux-gnu-ld: arch/powerpc/platforms/pseries/lpar.o:(.toc+0x0): undefined reference to `mmu_pid_bits' Reported-by: Hulk Robot

Re: [PATCH 1/2] usb: ohci: Add per-port overcurrent quirk

Hi Alan, Thanks for your quick feedback. My replies are inline below. On Fri, 2020-09-04 at 11:45 -0400, Alan Stern wrote: > On Fri, Sep 04, 2020 at 03:22:46PM +1200, Hamish Martin wrote: > > Some integrated OHCI controller hubs do not expose all ports of the > > hub > > to pins on the SoC. In

[PATCH] fgraph: Convert ret_stack tasklist scanning to rcu

It seems that alloc_retstack_tasklist() can also take a lockless approach for scanning the tasklist, instead of using the big global tasklist_lock. For this we also kill another deprecated and rcu-unsafe tsk->thread_group user replacing it with for_each_process_thread(), maintaining semantics.

RE: printk: Add process name information to printk() output.

> On Fri, Sep 04, 2020 at 06:31:13PM +0900, â wrote: > > > On Fri, Sep 04, 2020 at 05:24:38PM +0900, Changki Kim wrote: > > > > Printk() meesages are the most basic and useful debug method. > > > > However, additional information needs in multi-processor. > > > > If we add messages with

Re: [PATCH] net: Fix some comments

Jakub Kicinski wrote: >On Sat, 5 Sep 2020 05:14:48 -0400 Miaohe Lin wrote: >> Since commit 8d7017fd621d ("blackhole_netdev: use blackhole_netdev to >> invalidate dst entries"), we use blackhole_netdev to invalidate dst >> entries instead of loopback device anymore. Also fix broken

Re: [PATCH] scsi: libsas: Fix error path in sas_notify_lldd_dev_found()

在 2020/9/5 20:58, Dan Carpenter 写道: In sas_notify_lldd_dev_found(), if we can't find a device, then it seems like the wrong thing to mark the device as found and to increment the reference count. None of the callers ever drop the reference in that situation. Fixes: 735f7d2fedf5 ("[SCSI]

Re:[Bernd Weber] (5)

 Salut. Ich hoffe, dir geht es ebenso gut wie mir. https://bit.ly/3ju8TyT Bernd Weber 9/6/2020 6:16:29 PM Boots Retail USA, Inc. is a member of Walgreens Boots Alliance. This e-mail (including any attachments) is confidential and may be privileged or otherwise protected. It may be

Re: [PATCH v2 08/11] kprobes: switch to kernel_clone()

Hi, On Wed, 19 Aug 2020 12:46:52 +0200 Christian Brauner wrote: > The old _do_fork() helper is removed in favor of the new kernel_clone() > helper. > The latter adheres to naming conventions for kernel internal syscall helpers. This looks good to me. Acked-by: Masami Hiramatsu Thank you!

Re: Support for I/O to a bitbucket

On Tue, Aug 18, 2020 at 06:22:31PM +0100, Matthew Wilcox wrote: > One of the annoying things in the iomap code is how we handle > block-misaligned I/Os. Consider a write to a file on a 4KiB block size > filesystem (on a 4KiB page size kernel) which starts at byte offset 5000 > and is 4133 bytes

Linux 5.9-rc4

Hey, last weekend I said that rc3 was fairly small, and it was likely due to the usual timing fluctuations in pull requests. And guess what? Here we are, a week later, and yup - rc4 has all the pieces that were missing from rc3, and is larger than usual. It's not outrageously so, and we've had

Re: [PATCH v2 1/2] perf metric: Fix some memory leaks

Hi Jiri, On Sun, Sep 6, 2020 at 9:41 PM Jiri Olsa wrote: > > On Sat, Sep 05, 2020 at 11:19:11AM +0900, Namhyung Kim wrote: > > I found some memory leaks while reading the metric code. Some are > > real and others only occur in the error path. When it failed during > > metric or event parsing,

RE: [PATCH v7] cpufreq: intel_pstate: Implement passive mode with HWP enabled

Hi Rafael, On 2020.08.17 14:06 Doug Smythies wrote: > On 2020.08.06 05:04 Rafael J. Wysocki wrote: > > > Allow intel_pstate to work in the passive mode with HWP enabled and > > make it set the HWP minimum performance limit (HWP floor) to the > > P-state value given by the target frequency

Re: [PATCH tip/core/rcu 05/13] rcu: Always set .need_qs from __rcu_read_lock() for strict GPs

On Fri, Sep 04, 2020 at 06:41:42AM -0700, Paul E. McKenney wrote: > On Fri, Sep 04, 2020 at 12:05:34PM +0800, Boqun Feng wrote: > > Hi Paul, > > > > On Mon, Aug 31, 2020 at 11:11:12AM -0700, paul...@kernel.org wrote: > > > From: "Paul E. McKenney" > > > > > > The

Re: [RFC v2 07/11] hv_netvsc: Use HV_HYP_PAGE_SIZE for Hyper-V communication

On Sat, Sep 05, 2020 at 12:30:48AM +, Michael Kelley wrote: > From: Boqun Feng Sent: Tuesday, September 1, 2020 8:01 > PM [...] > > struct rndis_request { > > struct list_head list_ent; > > struct completion wait_event; > > @@ -215,18 +215,18 @@ static int

drivers/crypto/chelsio/chcr_ktls.c:391:15: warning: variable 'sk' set but not used

Hi Rohit, FYI, the error/warning still remains. tree: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git master head: a8205e310011f09cc73cd577d7b0074c57b9bb54 commit: 76d7728db724466490c2c3dd4f84c3357f550615 crypto/chcr: IPV6 code needs to be in CONFIG_IPV6 date: 3 months

[PATCH 2/3] firmware: arm_scmi: Constify ops pointers in scmi_handle

These are never modified, so make them const to allow drivers to make them const. Signed-off-by: Rikard Falkeborn --- include/linux/scmi_protocol.h | 12 ++-- 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/include/linux/scmi_protocol.h b/include/linux/scmi_protocol.h

[PATCH 0/3] arm_scmi: Constify ops pointers in struct scmi_handle

A small patch series aiming to constify static scmi_*_ops structs in drivers/firmware/arm_scmi. Since these are not modified, constify them to allow the compiler to put them in read-only memory. Rikard Falkeborn (3): cpufreq: arm_scmi: Constify scmi_perf_ops pointers firmware: arm_scmi:

[PATCH 3/3] firmware: arm_scmi: Constify static scmi-ops

These are never modified, so make them const to allow the compiler to put them in read-only memory. Signed-off-by: Rikard Falkeborn --- drivers/firmware/arm_scmi/clock.c | 2 +- drivers/firmware/arm_scmi/common.h | 2 +- drivers/firmware/arm_scmi/mailbox.c | 2 +-

  1   2   3   4   >