On 01/16/2017 09:08 PM, Andy Shevchenko wrote:
On Mon, 2017-01-16 at 19:44 +0100, Jan Kiszka wrote:
Now that the core is ready for edge-triggered interrupts, we can
safely
allow the PCI versions that provide this to enable the feature and,
thus, have less shared interrupts.
Reviewed-by: Andy
On 01/16/2017 09:08 PM, Andy Shevchenko wrote:
On Mon, 2017-01-16 at 19:44 +0100, Jan Kiszka wrote:
Now that the core is ready for edge-triggered interrupts, we can
safely
allow the PCI versions that provide this to enable the feature and,
thus, have less shared interrupts.
Reviewed-by: Andy
On Mon, 2017-01-16 at 19:44 +0100, Jan Kiszka wrote:
> Now that the core is ready for edge-triggered interrupts, we can
> safely
> allow the PCI versions that provide this to enable the feature and,
> thus, have less shared interrupts.
>
Reviewed-by: Andy Shevchenko
On Mon, 2017-01-16 at 19:44 +0100, Jan Kiszka wrote:
> Now that the core is ready for edge-triggered interrupts, we can
> safely
> allow the PCI versions that provide this to enable the feature and,
> thus, have less shared interrupts.
>
Reviewed-by: Andy Shevchenko
>
Now that the core is ready for edge-triggered interrupts, we can safely
allow the PCI versions that provide this to enable the feature and,
thus, have less shared interrupts.
Signed-off-by: Jan Kiszka
---
drivers/spi/spi-pxa2xx-pci.c | 8 +++-
1 file changed, 7
Now that the core is ready for edge-triggered interrupts, we can safely
allow the PCI versions that provide this to enable the feature and,
thus, have less shared interrupts.
Signed-off-by: Jan Kiszka
---
drivers/spi/spi-pxa2xx-pci.c | 8 +++-
1 file changed, 7 insertions(+), 1 deletion(-)
6 matches
Mail list logo