On 08/12/2017 14:05, Benjamin Gaignard wrote:
> 2017-12-08 13:51 GMT+01:00 Daniel Lezcano :
>> On 08/12/2017 12:32, Benjamin Gaignard wrote:
>>> From: Benjamin Gaignard
>>>
>>> The clock driving counters is at 90MHz so the maximum period
On 08/12/2017 14:05, Benjamin Gaignard wrote:
> 2017-12-08 13:51 GMT+01:00 Daniel Lezcano :
>> On 08/12/2017 12:32, Benjamin Gaignard wrote:
>>> From: Benjamin Gaignard
>>>
>>> The clock driving counters is at 90MHz so the maximum period
>>> for 16 bis counters is around 728us (2^16 /
2017-12-08 13:51 GMT+01:00 Daniel Lezcano :
> On 08/12/2017 12:32, Benjamin Gaignard wrote:
>> From: Benjamin Gaignard
>>
>> The clock driving counters is at 90MHz so the maximum period
>> for 16 bis counters is around 728us (2^16 /
2017-12-08 13:51 GMT+01:00 Daniel Lezcano :
> On 08/12/2017 12:32, Benjamin Gaignard wrote:
>> From: Benjamin Gaignard
>>
>> The clock driving counters is at 90MHz so the maximum period
>> for 16 bis counters is around 728us (2^16 / 90.000.000).
>> For 32 bits counters this period is close 47
On 08/12/2017 12:32, Benjamin Gaignard wrote:
> From: Benjamin Gaignard
>
> The clock driving counters is at 90MHz so the maximum period
> for 16 bis counters is around 728us (2^16 / 90.000.000).
> For 32 bits counters this period is close 47 secondes which is
>
On 08/12/2017 12:32, Benjamin Gaignard wrote:
> From: Benjamin Gaignard
>
> The clock driving counters is at 90MHz so the maximum period
> for 16 bis counters is around 728us (2^16 / 90.000.000).
> For 32 bits counters this period is close 47 secondes which is
> more acceptable.
>
> When using
From: Benjamin Gaignard
The clock driving counters is at 90MHz so the maximum period
for 16 bis counters is around 728us (2^16 / 90.000.000).
For 32 bits counters this period is close 47 secondes which is
more acceptable.
When using 16 bits counters the kernel may
From: Benjamin Gaignard
The clock driving counters is at 90MHz so the maximum period
for 16 bis counters is around 728us (2^16 / 90.000.000).
For 32 bits counters this period is close 47 secondes which is
more acceptable.
When using 16 bits counters the kernel may not be able to boot
because it
8 matches
Mail list logo