On Fri, Jul 03, 2020 at 01:37:48PM +0200, Robert Marko wrote:
> This is not the actual MDIO bus clock, that is the clock frequency
> that SoC clock generator produces.
> MDIO controller has an internal divider set up for that 100MHz, I
> don't know the actual MDIO bus clock
> frequency as it's not
On Thu, Jul 2, 2020 at 9:59 PM Florian Fainelli wrote:
>
>
>
> On 7/2/2020 3:29 AM, Robert Marko wrote:
> > Some newer SoC-s have a separate MDIO clock that needs to be enabled.
> > So lets add support for handling the clocks to the driver.
> >
> > Signed-off-by: Robert Marko
> > ---
> >
On 7/2/2020 3:29 AM, Robert Marko wrote:
> Some newer SoC-s have a separate MDIO clock that needs to be enabled.
> So lets add support for handling the clocks to the driver.
>
> Signed-off-by: Robert Marko
> ---
> drivers/net/phy/mdio-ipq4019.c | 28 +++-
> 1 file
On Thu, Jul 02, 2020 at 12:29:59PM +0200, Robert Marko wrote:
> Some newer SoC-s have a separate MDIO clock that needs to be enabled.
> So lets add support for handling the clocks to the driver.
>
> Signed-off-by: Robert Marko
> ---
> drivers/net/phy/mdio-ipq4019.c | 28
Some newer SoC-s have a separate MDIO clock that needs to be enabled.
So lets add support for handling the clocks to the driver.
Signed-off-by: Robert Marko
---
drivers/net/phy/mdio-ipq4019.c | 28 +++-
1 file changed, 27 insertions(+), 1 deletion(-)
diff --git
5 matches
Mail list logo
