Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-09-10 Thread Alan Cox
> * a value of 1 for all rates below 2400 (On 8250, fifo is set to 1 > for such rates) > * a value of 2 for 2400 and 4800 > * a value of 4 for 9600 (which is the default on the 8250 for all > rates above 2400) > * a value of 8 for 19200 > * a value of 16 for 38400 and above (on UCC_UART, maxidl is

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-09-10 Thread leroy christophe
Le 16/08/2012 17:21, Alan Cox a écrit : MAX_IDL: Maximum idle characters. When a character is received, the receiver begins counting idle characters. If MAX_IDL idle characters are received before the next data character, an idle timeout occurs and the buffer is closed, generating a maskable

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-09-10 Thread leroy christophe
Le 16/08/2012 17:21, Alan Cox a écrit : MAX_IDL: Maximum idle characters. When a character is received, the receiver begins counting idle characters. If MAX_IDL idle characters are received before the next data character, an idle timeout occurs and the buffer is closed, generating a maskable

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-09-10 Thread Alan Cox
* a value of 1 for all rates below 2400 (On 8250, fifo is set to 1 for such rates) * a value of 2 for 2400 and 4800 * a value of 4 for 9600 (which is the default on the 8250 for all rates above 2400) * a value of 8 for 19200 * a value of 16 for 38400 and above (on UCC_UART, maxidl is set to

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-08-16 Thread Alan Cox
> MAX_IDL: Maximum idle characters. When a character is received, the > receiver begins counting idle characters. If MAX_IDL idle characters > are received before the next data character, an idle timeout occurs > and the buffer is closed, > generating a maskable interrupt request to the core to

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-08-16 Thread leroy christophe
Le 16/08/2012 16:29, Alan Cox a écrit : The PowerPC CPM is working differently. It doesn't use a fifo but buffers. Buffers are handed to the microprocessor only when they are full or after a timeout period which is adjustable. In the driver, the Which is different how - remembering we empty the

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-08-16 Thread Alan Cox
> The PowerPC CPM is working differently. It doesn't use a fifo but > buffers. Buffers are handed to the microprocessor only when they are > full or after a timeout period which is adjustable. In the driver, the Which is different how - remembering we empty the FIFO on an IRQ > buffers are

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-08-16 Thread leroy christophe
Le 14/08/2012 16:52, Alan Cox a écrit : On Tue, 14 Aug 2012 16:26:28 +0200 Christophe Leroy wrote: Hello, I'm not sure who to address this Patch to either It fixes a delay issue with CPM UART driver on Powerpc MPC8xx. The problem is that with the actual code, the driver waits 32 IDLE

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-08-16 Thread leroy christophe
Le 14/08/2012 16:52, Alan Cox a écrit : On Tue, 14 Aug 2012 16:26:28 +0200 Christophe Leroy christophe.le...@c-s.fr wrote: Hello, I'm not sure who to address this Patch to either It fixes a delay issue with CPM UART driver on Powerpc MPC8xx. The problem is that with the actual code, the

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-08-16 Thread Alan Cox
The PowerPC CPM is working differently. It doesn't use a fifo but buffers. Buffers are handed to the microprocessor only when they are full or after a timeout period which is adjustable. In the driver, the Which is different how - remembering we empty the FIFO on an IRQ buffers are

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-08-16 Thread leroy christophe
Le 16/08/2012 16:29, Alan Cox a écrit : The PowerPC CPM is working differently. It doesn't use a fifo but buffers. Buffers are handed to the microprocessor only when they are full or after a timeout period which is adjustable. In the driver, the Which is different how - remembering we empty the

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-08-16 Thread Alan Cox
MAX_IDL: Maximum idle characters. When a character is received, the receiver begins counting idle characters. If MAX_IDL idle characters are received before the next data character, an idle timeout occurs and the buffer is closed, generating a maskable interrupt request to the core to

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-08-14 Thread Alan Cox
On Tue, 14 Aug 2012 16:26:28 +0200 Christophe Leroy wrote: > Hello, > > I'm not sure who to address this Patch to either > > It fixes a delay issue with CPM UART driver on Powerpc MPC8xx. > The problem is that with the actual code, the driver waits 32 IDLE patterns > before returning the

Re: [PATCH] Powerpc 8xx CPM_UART delay in receive

2012-08-14 Thread Alan Cox
On Tue, 14 Aug 2012 16:26:28 +0200 Christophe Leroy christophe.le...@c-s.fr wrote: Hello, I'm not sure who to address this Patch to either It fixes a delay issue with CPM UART driver on Powerpc MPC8xx. The problem is that with the actual code, the driver waits 32 IDLE patterns before