On 10 October 2016 at 20:39, Aaron Brice wrote:
>
> - The DMA error interrupt bit is in a different position as
>compared to the sdhci standard. This is accounted for in
>many cases, but not handled in the case of clearing the
>INT_STATUS register by
On 10 October 2016 at 20:39, Aaron Brice wrote:
>
> - The DMA error interrupt bit is in a different position as
>compared to the sdhci standard. This is accounted for in
>many cases, but not handled in the case of clearing the
>INT_STATUS register by writing a 1 to that location.
>
On 10/10/16 21:39, Aaron Brice wrote:
> - The DMA error interrupt bit is in a different position as
>compared to the sdhci standard. This is accounted for in
>many cases, but not handled in the case of clearing the
>INT_STATUS register by writing a 1 to that location.
> - The
On 10/10/16 21:39, Aaron Brice wrote:
> - The DMA error interrupt bit is in a different position as
>compared to the sdhci standard. This is accounted for in
>many cases, but not handled in the case of clearing the
>INT_STATUS register by writing a 1 to that location.
> - The
4 matches
Mail list logo