On 07/05/13 22:06, Aaro Koskinen wrote:
On Tue, May 07, 2013 at 12:27:11PM -0600, Jason Gunthorpe wrote:
On Tue, May 07, 2013 at 09:15:00AM -0400, Eduardo Valentin wrote:
But broadly the direction seems that drivers should have minimal
dependencies so, eg, the thermal maintainer compiling for
Layout of DEV_FEATURE register (offset = 0x604) is different
between TI81xx and AM33xx device, so create separate function
which will check for features available on specific AM33xx SoC
and set the flags accordingly.
Signed-off-by: Vaibhav Hiremath hvaib...@ti.com
---
On Wednesday 08 May 2013, Peter Chen wrote:
This probably could be initialized from some DT property. However,
there's no such property defined right now, and considering that DT is
supposed to be an ABI, we'd always need the code in this patch as a
fallback for DTs that were created
Hi,
For the ramips target, the MIPS folks suggested another approach: The
soc code finds the platform_device generated by DT and adds the
dma_mask:
http://www.linux-mips.org/archives/linux-mips/2013-04/msg00162.html
For completeness: It seems this approach is not going to be used after
Hi folks,
I also bumped into the question of how to set the dma_mask when enabling
the dwc2 driver on the ramips target and found there didn't seem to be
any clear way to get a dma_mask.
It seems to me that in the pre-DT era, a platform_device would get a
dma_mask when it was defined in the
On 05/08/2013 02:11 AM, Matthijs Kooijman wrote:
Hi folks,
I also bumped into the question of how to set the dma_mask when enabling
the dwc2 driver on the ramips target and found there didn't seem to be
any clear way to get a dma_mask.
It seems to me that in the pre-DT era, a
On Wednesday 08 May 2013, Rob Herring wrote:
On 05/08/2013 02:11 AM, Matthijs Kooijman wrote:
https://lkml.org/lkml/2012/12/4/54
And here's the previous attempt, to which Rob Herring refers in a reply.
https://lists.ozlabs.org/pipermail/devicetree-discuss/2012-March/013180.html
I
On Wed, 8 May 2013, Arnd Bergmann wrote:
On Wednesday 08 May 2013, Greg Kroah-Hartman wrote:
On Tue, May 07, 2013 at 04:53:52PM -0600, Stephen Warren wrote:
From: Stephen Warren swar...@nvidia.com
Suggested-by: Arnd Bergmann a...@arndb.de
Signed-off-by: Stephen Warren
On Wednesday 08 May 2013, Alan Stern wrote:
The first occurence was apparently in 3.3, but only in ehci-tegra.c,
while the other drivers subsequently copied the bug.
An alternative solution -- perhaps not better but also not relying on
coherent_dma_mask -- is to clear pdev-dev.dma_mask in
OMAP443x, OMAP446x and OMAP447x platforms use dpll_mpu clock.
Add same to common definition.
Cc: Benoit Cousson b-cous...@ti.com
Signed-off-by: Nishanth Menon n...@ti.com
---
no change in current revision.
Previous version: http://marc.info/?l=linux-kernelm=136580751024225w=2
OMAP34xx and OMAP36xx platforms use dpll1 clock. Add same to common
definition.
Cc: Benoit Cousson b-cous...@ti.com
Signed-off-by: Nishanth Menon n...@ti.com
---
no change in current revision.
Previous version: http://marc.info/?l=linux-kernelm=136580740024201w=2
arch/arm/boot/dts/omap3.dtsi |
AM33XX based platforms use dpll_mpu clock. Add same to common dtsi
and remove the dummy clock node entry as AM33XX platform supports
only device tree based boot.
Cc: Benoit Cousson b-cous...@ti.com
Cc: Kevin Hilman khil...@deeprootsystems.com
Cc: Paul Walmsley p...@pwsan.com
Cc: Tony Lindgren
OMAP clock data is located in arch/arm/mach-omap2/cclockXYZ_data.c.
However, this presents an obstacle for using these clock nodes in
Device Tree definitions. This is especially true for board specific
clocks initially. The fixed clocks are currently found via clock
aliases table. There are many
The following version 5 of the series arose from trying to use
BeagleBoard-XM (OMAP3 variant) for doing CPU DVFS using cpufreq-cpu0.
This series enables the generic cpufreq-cpu0 driver to be used in
device tree enabled boot while maintaining support of the legacy
omap-cpufreq driver when used in
Call OMAP2+ generic lateinit hook from AM specific late init hook.
This allows the generic late initializations such as cpufreq hooks
to be active.
Cc: Benoit Cousson b-cous...@ti.com
Cc: Kevin Hilman khil...@deeprootsystems.com
Cc: Paul Walmsley p...@pwsan.com
Cc: Tony Lindgren t...@atomide.com
With OMAP3+ and AM33xx supported SoC having defined CPU device tree
entries with operating-points and clock nodes defined, we can now use
the SoC generic cpufreq-cpu0 driver by registering appropriate device.
Cc: Benoit Cousson b-cous...@ti.com
Cc: Kevin Hilman khil...@deeprootsystems.com
Cc:
Hynix include file copied from vendor supplied source code.
Signed-off-by: Jason Cooper ja...@lakedaemon.net
---
arch/arm/mach-omap2/board-generic.c| 26 +++
arch/arm/mach-omap2/sdram-hynix-h8kds0un0mer-4em.h | 30 ++
2 files changed, 56
Need this in order to add the nand node and then the partitions.
in it's current state, crashes the system. :(
---
arch/arm/boot/dts/omap3-wireless_plus.dts | 19 ++-
1 file changed, 18 insertions(+), 1 deletion(-)
diff --git a/arch/arm/boot/dts/omap3-wireless_plus.dts
All,
This is a work in progress. All mistakes are mine. Seriously. I've never
touched omap before. It should be obvious.
History:
The Wireless Plus is a portable, 1TB HD with an ~ 4 hour battery, and a wifi
hotspot. It's only external connection is the SATA port (GoFlex connector).
The
Signed-off-by: Jason Cooper ja...@lakedaemon.net
---
NOTE: please see coverletter for details.
arch/arm/boot/dts/Makefile| 1 +
arch/arm/boot/dts/omap3-wireless_plus.dts | 314 ++
2 files changed, 315 insertions(+)
create mode 100644
Here are some basic OMAP test results for Linux v3.9-rc8.
Logs and other details at:
http://www.pwsan.com/omap/testlogs/test_v3.9-rc8/20130422154921/
Test summary
Build:
FAIL ( 2/16): am33xx_only, omap2plus_defconfig_2430sdp_only
Pass (14/16): n800_multi_omap2xxx,
Here are some basic OMAP test results for Linux v3.9.
Logs and other details at:
http://www.pwsan.com/omap/testlogs/test_v3.9/20130429104339/
Test summary
Build:
FAIL ( 2/16): am33xx_only, omap2plus_defconfig_2430sdp_only
Pass (14/16): n800_multi_omap2xxx,
* Jason Cooper ja...@lakedaemon.net [130508 12:29]:
Tony has been helping me out offline with this, and he suggested trying the
gpmc against Linus' ToT. Which locks up before it even has a chance to get
going. So this series is against v3.9.
You may have better luck with today's mainline
* Jason Cooper ja...@lakedaemon.net [130508 12:29]:
Current Problem:
There are several gaps in my understanding of how far along TI's conversion to
DT is. Should I be doing a separate board file for initializing the legacy
items? I was hoping to do it all with DT.
Sorry forgot to reply
On Wed, May 08, 2013 at 12:51:53PM -0700, Tony Lindgren wrote:
* Jason Cooper ja...@lakedaemon.net [130508 12:29]:
Current Problem:
There are several gaps in my understanding of how far along TI's conversion
to
DT is. Should I be doing a separate board file for initializing the
* Jon Hunter jon-hun...@ti.com [130410 10:35]:
Hi Tony,
On 04/09/2013 04:23 PM, Tony Lindgren wrote:
Hi Jon,
Looks like at least 4430sdp nfsroot got broken with commit
ff5c9059 (ARM: dts: OMAP3+: Correct gpio #interrupts-cells
property).
Thanks for reporting. I am actually amazed
* Jyri Sarha o...@iki.fi [130412 05:19]:
On Wed, 10 Apr 2013 11:08:00 +0200, Peter Ujfalusi peter.ujfal...@ti.com
wrote:
Boards supported upstream all use TWL6040 as audio codec, enable the
common
ASoC machine driver by default for them.
Signed-off-by: Peter Ujfalusi
* Roger Quadros rog...@ti.com [130415 04:25]:
On Beagle xM Rev. Ax/Bx, the USB power enable GPIO logic is
reversed when compared to other revisions i.e. it is
active high instead of active low.
Use the beagle_config.usb_pwr_level flag correctly so that
the power regulator can be configured
* NeilBrown ne...@suse.de [130505 19:45]:
On Thu, 2 May 2013 08:38:34 -0700 Tony Lindgren t...@atomide.com wrote:
drivers/power/twl4030_charger.c: In function 'twl4030_charger_enable_usb':
drivers/power/twl4030_charger.c:192:20: warning: ignoring return value of
'regulator_enable',
* Aaro Koskinen aaro.koski...@iki.fi [130501 10:06]:
Commit 9fdca9df (spi: omap2-mcspi: convert to module_platform_driver)
broke the SPI display/panel driver probe on RX-51/N900. The exact cause is
not fully understood, but it seems to be related to the probe order. SPI
communication to the
* Vincent Stehlé v-ste...@ti.com [130506 04:24]:
Fix the following compilation warning:
arch/arm/mach-omap2/gpmc.c: In function 'gpmc_probe_generic_child':
arch/arm/mach-omap2/gpmc.c:1477:4: warning: format '%x' expects argument of
type 'unsigned int', but argument 4 has type
* Jason Cooper ja...@lakedaemon.net [130508 15:04]:
On Wed, May 08, 2013 at 12:51:53PM -0700, Tony Lindgren wrote:
* Jason Cooper ja...@lakedaemon.net [130508 12:29]:
Current Problem:
There are several gaps in my understanding of how far along TI's
conversion to
DT is.
On Wed, Apr 17, 2013 at 6:32 PM, Javier Martinez Canillas
javier.marti...@collabora.co.uk wrote:
The IGEPv2 board has an SMSC LAN9221i ethernet chip connected to
the OMAP3 processor though the General-Purpose Memory Controller.
This patch adds a device node for the ethernet chip as a GPMC
On 05/07/2013 08:54 PM, Peter Chen wrote:
This probably could be initialized from some DT property. However,
there's no such property defined right now, and considering that DT is
supposed to be an ABI, we'd always need the code in this patch as a
fallback for DTs that were created before any
* Wei Yongjun weiyj...@gmail.com [130426 01:36]:
From: Wei Yongjun yongjun_...@trendmicro.com.cn
Add the missing iounmap() before return from omap1_system_dma_init()
in the error handling case.
Also removed platform_device_del() on add resources error case which
cause dup device delete.
* Nishanth Menon n...@ti.com [130426 10:44]:
Hi,
It seems that I have not been paying close attention to
actual voltage value seen on scope to map it back to verify the validity
of the voltage value. Even though I did verify[1] that voltage did scale to
values in DT entries, the values in the
* Kevin Hilman khil...@linaro.org [130507 14:44]:
If DEBUG_LL and earlyprintk are enabled, and omap-serial.c is compiled
as a module, the kernel boot hangs early as the clocks for serial port
are cut while earlyprintk still uses the port.
The problem is a race between the late_initcall for
* Christoph Fritz chf.fr...@googlemail.com [130413 10:35]:
This patch adds GPIO pins found on AM/DM37x.
Thanks applying into omap-for-v3.10/fixes.
Tony
Signed-off-by: Christoph Fritz chf.fr...@googlemail.com
---
arch/arm/mach-omap2/mux34xx.h |6 +-
1 file changed, 5
* Vaibhav Hiremath hvaib...@ti.com [130504 11:29]:
Add support for chip id detection of AM335x PG2.1 Silicon.
Currently omap3xxx_check_revision() detects PG1.0 and PG2.0 only,
this patch extends it by adding PG2.1 Si support.
Signed-off-by: Vaibhav Hiremath hvaib...@ti.com
Thanks applying
* Dan Murphy dmur...@ti.com [130418 11:35]:
On 04/18/2013 04:30 AM, Vincent Stehlé wrote:
On 04/17/2013 10:16 PM, Dan Murphy wrote:
The GPIO for LED D1 on the omap4-panda a1-a3 rev and the omap4-panda-es
are different.
(..)
diff --git a/arch/arm/boot/dts/omap4-panda-common.dtsi
* Roger Quadros rog...@ti.com [130422 03:02]:
The USB host pins are named quite differently between OMAP3 and
OMAP4+ SoCs. To make this managable in code, we create a pin mapping
table (pin_names) that maps pin function to pin name.
This pin mapping table is populated at runtime based on a
* Sekhar Nori nsek...@ti.com [130429 22:11]:
On 4/29/2013 1:25 PM, Gupta, Pekon wrote:
From: avinash philip avinashphi...@ti.com
NAND flash connected in am335x-evm on GPMC controller. This patch adds
device tree node in am3355-evm with GPMC contoller timing for NAND flash
interface,
* Jon Hunter jon-hun...@ti.com [130430 06:59]:
The following changes since commit aecb65a34a780cd07fbaa652cc5d640f13f3ed5f:
Merge branch 'omap-gpmc-for-v3.10-take2' of
git://github.com/jonhunter/linux into omap-for-v3.10/gpmc (2013-04-04
11:22:33 -0700)
are available in the git
* Gupta, Pekon pe...@ti.com [130502 02:49]:
From: Philip, Avinash avinashphi...@ti.com
Add GPMC data node to AM33XX device tree file.
Signed-off-by: Philip Avinash avinashphi...@ti.com
Acked-by: Peter Korsgaard jac...@sunsite.dk
Signed-off-by: Pekon Gupta pe...@ti.com
Thanks adding into
On Wed, May 08, 2013 at 12:45:04PM -0700, Tony Lindgren wrote:
* Jason Cooper ja...@lakedaemon.net [130508 12:29]:
Tony has been helping me out offline with this, and he suggested trying the
gpmc against Linus' ToT. Which locks up before it even has a chance to get
going. So this
From: Wei Yongjun yongjun_...@trendmicro.com.cn
Fix to return a negative error code in the init error handling
case instead of 0, as done elsewhere in this function.
Signed-off-by: Wei Yongjun yongjun_...@trendmicro.com.cn
---
drivers/mmc/host/omap_hsmmc.c | 3 ++-
1 file changed, 2
am33xx_pinmux: pinmux@44e10800 {
pinctrl-names = default;
- pinctrl-0 = matrix_keypad_s0 volume_keys_s0;
+ pinctrl-0 = matrix_keypad_s0 volume_keys_s0
+ nandflash_pins_s0;
Why add this to the board level fallback (called pinctrl
47 matches
Mail list logo