Hi Ulrich,
On Tue, Nov 15, 2016 at 8:56 PM, Ulrich Hecht wrote:
> Hi!
>
> I have just pushed atest (https://github.com/uli/atest). It's a tool
> to automatically verify operation of analog audio hardware remotely
> (i.e. without being able to listen to the output) using a
Hi Laurent,
On Wed, Nov 16, 2016 at 4:12 AM, Laurent Pinchart
wrote:
> Hello Magnus,
>
> On Thursday 27 Oct 2016 18:40:31 Laurent Pinchart wrote:
>> On Thursday 27 Oct 2016 16:25:35 Magnus Damm wrote:
>> > On Thu, Oct 27, 2016 at 4:13 PM, Simon Horman wrote:
>>
On Wed, Nov 16, 2016 at 10:47 AM, Geert Uytterhoeven
wrote:
> Hi Linus,
>
> The following changes since commit 0f866a9679215838328e1c0ed1892224672bb396:
>
> pinctrl: sh-pfc: r8a7796: Fix GPSR definitions for SDHI2/3 (2016-11-07
> 10:39:11 +0100)
>
> are
On Wed, Nov 16, 2016 at 03:14:11PM +0100, Geert Uytterhoeven wrote:
> Hi Simon,
>
> On Wed, Nov 16, 2016 at 2:47 PM, Simon Horman wrote:
> > On Wed, Nov 16, 2016 at 11:35:22AM +0100, Geert Uytterhoeven wrote:
> >> On Tue, Nov 15, 2016 at 6:44 PM, Simon Horman
Hi Simon,
On Wed, Nov 16, 2016 at 2:47 PM, Simon Horman wrote:
> On Wed, Nov 16, 2016 at 11:35:22AM +0100, Geert Uytterhoeven wrote:
>> On Tue, Nov 15, 2016 at 6:44 PM, Simon Horman wrote:
>> >> i2c4 shares pins with vin0. Hence enabling the former breaks
On Wed, Nov 16, 2016 at 11:35:22AM +0100, Geert Uytterhoeven wrote:
> Hi Simon,
>
> On Tue, Nov 15, 2016 at 6:44 PM, Simon Horman wrote:
> >> i2c4 shares pins with vin0. Hence enabling the former breaks the latter:
> >>
> >> sh-pfc e606.pfc: pin GP_4_13 already
On Tue, Nov 15, 2016 at 4:45 PM, Geert Uytterhoeven
wrote:
> i2c4 shares pins with vin0. Hence enabling the former breaks the latter:
>
> sh-pfc e606.pfc: pin GP_4_13 already requested by
> e652.i2c; cannot claim for e6ef.video
> sh-pfc e606.pfc:
On Wed, Nov 16, 2016 at 11:05:51AM +0100, Geert Uytterhoeven wrote:
> Add the compatible strings for supporting the generic cpufreq driver on
> the Renesas RZ/G1M (r8a7743) and RZ/G1E (r8a7745) SoCs.
>
> Signed-off-by: Geert Uytterhoeven
> ---
> Support for RZ/G1M and
Hi Simon,
On Tue, Nov 15, 2016 at 6:44 PM, Simon Horman wrote:
>> i2c4 shares pins with vin0. Hence enabling the former breaks the latter:
>>
>> sh-pfc e606.pfc: pin GP_4_13 already requested by
>> e652.i2c; cannot claim for e6ef.video
>> sh-pfc
On 16-11-16, 11:05, Geert Uytterhoeven wrote:
> Add the compatible strings for supporting the generic cpufreq driver on
> the Renesas RZ/G1M (r8a7743) and RZ/G1E (r8a7745) SoCs.
>
> Signed-off-by: Geert Uytterhoeven
> ---
> Support for RZ/G1M and RZ/G1E is expected to
Add the compatible strings for supporting the generic cpufreq driver on
the Renesas RZ/G1M (r8a7743) and RZ/G1E (r8a7745) SoCs.
Signed-off-by: Geert Uytterhoeven
---
Support for RZ/G1M and RZ/G1E is expected to land in v4.10.
drivers/cpufreq/cpufreq-dt-platdev.c | 2 ++
Hi Mike, Stephen,
The following changes since commit 1936be95e013802291201c1ed193e04fd1ed3d13:
Merge branch 'rzg-clock-defs' into clk-renesas-for-v4.10 (2016-11-07 15:15:33
+0100)
are available in the git repository at:
Hi Linus,
The following changes since commit 0f866a9679215838328e1c0ed1892224672bb396:
pinctrl: sh-pfc: r8a7796: Fix GPSR definitions for SDHI2/3 (2016-11-07
10:39:11 +0100)
are available in the git repository at:
Hi all,
my main mail service (the-dreams.de) seems to be defunct currently.
Until this is resolved, I can be reached via this email address.
Sorry for the inconvenience,
Wolfram
signature.asc
Description: PGP signature
14 matches
Mail list logo