ping.
On Wed, Jun 11, 2014 at 11:57 PM, Ajay Kumar ajaykumar...@samsung.com wrote:
Most of the panels need an init sequence as mentioned below:
-- poweron LCD unit/LCD_EN
-- start video data
-- poweron LED unit/BACKLIGHT_EN
And, a de-init sequence as mentioned below:
Peach-pi board has MAX98091 CODEC. Extend snow machine driver to support
this board.
Signed-off-by: Tushar Behera tusha...@samsung.com
---
Documentation/devicetree/bindings/sound/snow.txt |1 +
sound/soc/samsung/snow.c |1 +
2 files changed, 2 insertions(+)
diff
ping.
On Wed, Jun 11, 2014 at 11:56 PM, Ajay Kumar ajaykumar...@samsung.com wrote:
This series is based on exynos-drm-next branch of Inki Dae's tree at:
git://git.kernel.org/pub/scm/linux/kernel/git/daeinki/drm-exynos.git
I have tested this after adding few DT changes for exynos5250-snow,
ping.
On Wed, Jun 11, 2014 at 11:56 PM, Ajay Kumar ajaykumar...@samsung.com wrote:
Move the DP training and video enable from the hotplug handler into
a seperate function and call the same during dpms ON.
With existing code, DP HPD should be generated just few ms before
calling enable_irq in
ping.
On Wed, Jun 11, 2014 at 11:57 PM, Ajay Kumar ajaykumar...@samsung.com wrote:
This patch adds a simple driver to handle all the LCD and LED
powerup/down routines needed to support eDP/LVDS panels.
The LCD and LED units are usually powered up via regulators,
and almost on all boards, we
ping.
On Wed, Jun 11, 2014 at 11:57 PM, Ajay Kumar ajaykumar...@samsung.com wrote:
Add helper functions to create bridge chain and to call the
corresponding next_bridge functions.
Signed-off-by: Ajay Kumar ajaykumar...@samsung.com
Suggested-by: Rob Clark robdcl...@gmail.com
---
From: Wonjoon Lee woojoo@samsung.com
The MAX98091 CODEC is the same as MAX98090 CODEC, but with an extra
microphone. Existing driver for MAX98090 CODEC already has support
for MAX98091 CODEC. Adding proper compatible string so that MAX98091
CODEC can be specified from device tree.
ping.
On Wed, Jun 11, 2014 at 11:57 PM, Ajay Kumar ajaykumar...@samsung.com wrote:
Add drm_panel controls to support powerup/down of the
eDP panel, if one is present at the sink side.
Signed-off-by: Ajay Kumar ajaykumar...@samsung.com
---
.../devicetree/bindings/video/exynos_dp.txt
ping.
On Wed, Jun 11, 2014 at 11:57 PM, Ajay Kumar ajaykumar...@samsung.com wrote:
Add a dummy bridge which binds all of the drm_bridge callbacks
to corresponding drm_panel callbacks.
In theory, this is just a glue layer for the last bridge and
the panel attached to it.
This driver also
ping.
On Wed, Jun 11, 2014 at 11:57 PM, Ajay Kumar ajaykumar...@samsung.com wrote:
exynos_dp supports a simple bridge chain with ptn3460 bridge
and an LVDS panel attached to it.
This patch creates the bridge chain with ptn3460 as the head
of the list and panel_binder being the tail.
ping.
On Wed, Jun 11, 2014 at 11:57 PM, Ajay Kumar ajaykumar...@samsung.com wrote:
Modify the driver to invoke callbacks for the next bridge
in the bridge chain.
Also, remove the drm_connector implementation from ptn3460,
since the same is implemented using panel_binder.
Signed-off-by: Ajay
ping.
On Wed, Jun 11, 2014 at 11:57 PM, Ajay Kumar ajaykumar...@samsung.com wrote:
From: Vincent Palatin vpala...@chromium.org
This patch adds drm_bridge driver for parade DisplayPort
to LVDS bridge chip.
Signed-off-by: Vincent Palatin vpala...@chromium.org
Signed-off-by: Andrew Bresticker
ping.
On Wed, Jun 11, 2014 at 11:57 PM, Ajay Kumar ajaykumar...@samsung.com wrote:
From: Rahul Sharma rahul.sha...@samsung.com
This patch adds ps8622 lvds bridge discovery code to the dp driver.
Signed-off-by: Rahul Sharma rahul.sha...@samsung.com
Signed-off-by: Ajay Kumar
On Thu, Jun 19, 2014 at 05:40:49PM +0100, Tomasz Figa wrote:
On 19.06.2014 18:31, Doug Anderson wrote:
My personal vote would be to submit a patch to change cycles_t to
always be 32-bits. Given that 32-bits was fine for udelay() for ARM
that seems sane and simple. If someone later comes
The patchset is dependent on following patch.
[1] ARM: dts: Update the parent for Audss clocks in Exynos5420
https://lkml.org/lkml/2014/6/11/36
During the review of v1, it was pointed out that it would be better to
sort DTS files for Peach-pit and Peach-pi boards. Patch 2 is a step
towards that
Peach-pi board has MAX98091 audio codec connected on HSI2C-7 bus.
Signed-off-by: Tushar Behera tusha...@samsung.com
---
Changes for v2:
* Replaced max98090 with max98091.
arch/arm/boot/dts/exynos5800-peach-pi.dts | 31 +
1 file changed, 31 insertions(+)
diff --git
Peach-pit and Peach-pi boards are almost similar, hence the DTS file
is also very similar. Sorting nodes in both these files will allow
us to figure out the difference easily.
All the node aliases are sorted in alphabetically increasing order.
There is no functional change with this patch.
Hi Daniel,
On 18.06.2014 18:17, Daniel Drake wrote:
Hi Tomasz,
On Tue, May 20, 2014 at 5:43 PM, Tomasz Figa t.f...@samsung.com wrote:
Since the block responsible for handling the pin is PMU, not CMU,
a separate driver, that binds to PMU node is required and acquires
all input clocks by
On Fri, Jun 20, 2014 at 1:45 PM, Will Deacon will.dea...@arm.com wrote:
On Thu, Jun 19, 2014 at 05:40:49PM +0100, Tomasz Figa wrote:
On 19.06.2014 18:31, Doug Anderson wrote:
My personal vote would be to submit a patch to change cycles_t to
always be 32-bits. Given that 32-bits was fine for
On Fri, Jun 20, 2014 at 7:59 AM, Siarhei Siamashka
siarhei.siamas...@gmail.com wrote:
On Fri, 4 Apr 2014 17:22:01 +0800
Daniel Kurtz djku...@chromium.org wrote:
Kernel access to the eyxnos fbdev framebuffer is via its gem object's
kernel mapping (kvaddr, stored in info-screen_base).
Hi All,
On 18 June 2014 17:04, Rahul Sharma rahul.sha...@samsung.com wrote:
mixer_wait_for_vblank function expects that the upcoming
vsync interrupt handler routine will clear the
wait_vsync_event atomic variable.
For this to happen, interrupts should be enabled and
disabled properly.
On 06/19/2014 07:08 PM, Doug Anderson wrote:
In (93bfb76 clocksource: exynos_mct: register sched_clock callback) we
supported using the MCT as a scheduler clock.
Hi Thomas,
is it possible you update the tip/timers/core so I can get visibility on
the above patch to apply this one ?
Thanks
2014-06-20 17:06 GMT+09:00 Ajay kumar ajayn...@gmail.com:
ping.
I will have a review soon but I'm afraid that I cannot have a test yet
because I have no any board with panel based on eDP and LVDS so wait
for until I get a board.
Otherwise, can anyone give me tested-by? and I'd happy to give me
Tushar,
On Fri, Jun 20, 2014 at 1:03 AM, Tushar Behera tusha...@samsung.com wrote:
Peach-pi board has MAX98091 CODEC. Extend snow machine driver to support
this board.
Signed-off-by: Tushar Behera tusha...@samsung.com
---
Documentation/devicetree/bindings/sound/snow.txt |1 +
On Wednesday 18 June 2014 11:14:39 Will Deacon wrote:
On Wed, Jun 18, 2014 at 12:37:16AM +0100, Thierry Reding wrote:
- Each master has a set of fixed StreamIDs
- StreamIDs can be remastered by adding a constant offset (this could also
be used to describe RequesterID - StreamID
Hi,
On Fri, Jun 20, 2014 at 4:19 AM, amit daniel kachhap
amit.dan...@samsung.com wrote:
On Fri, Jun 20, 2014 at 1:45 PM, Will Deacon will.dea...@arm.com wrote:
On Thu, Jun 19, 2014 at 05:40:49PM +0100, Tomasz Figa wrote:
On 19.06.2014 18:31, Doug Anderson wrote:
My personal vote would be to
Using the __raw functions is discouraged. Update the file to
consistently use the proper functions.
Signed-off-by: Doug Anderson diand...@chromium.org
---
Changes in v3:
- __raw_readl / __raw_writel patch new for version 3
drivers/clocksource/exynos_mct.c | 24
1 file
This is a series of 3 patches related to the exynos MCT (multi core
timer). The first allows MCT to function as a udelay() timer which
fixes broken udelay on 5400, 5800, and even (to a lesser extent) on
5250. The second is some general cleanup. The third moves MCT to
32-bits where possible to
The MCT has a nice 64-bit counter. That means that we _can_ register
as a 64-bit clocksource and sched_clock. ...but that doesn't mean we
should.
The 64-bit counter is read by reading two 32-bit registers. That
means reading needs to be something like:
- Read upper half
- Read lower half
-
From: Amit Daniel Kachhap amit.dan...@samsung.com
This patch registers the exynos mct clocksource as the current timer
as it has constant clock rate. This will generate correct udelay for
the exynos platform and avoid using unnecessary calibrated
jiffies. This change has been tested on exynos5420
On Fri, Jun 20, 2014 at 04:53:08PM +0100, Arnd Bergmann wrote:
On Wednesday 18 June 2014 11:14:39 Will Deacon wrote:
On Wed, Jun 18, 2014 at 12:37:16AM +0100, Thierry Reding wrote:
- Each master has a set of fixed StreamIDs
- StreamIDs can be remastered by adding a constant offset (this
On Friday 20 June 2014 18:50:51 Will Deacon wrote:
On Fri, Jun 20, 2014 at 04:53:08PM +0100, Arnd Bergmann wrote:
On Wednesday 18 June 2014 11:14:39 Will Deacon wrote:
On Wed, Jun 18, 2014 at 12:37:16AM +0100, Thierry Reding wrote:
- Each master has a set of fixed StreamIDs
-
Tushar,
On Fri, Jun 20, 2014 at 1:20 AM, Tushar Behera tusha...@samsung.com wrote:
Peach-pi board has MAX98091 audio codec connected on HSI2C-7 bus.
Signed-off-by: Tushar Behera tusha...@samsung.com
---
Changes for v2:
* Replaced max98090 with max98091.
+-
2 files changed, 233 insertions(+), 228 deletions(-)
Thanks, this looks much better. I tried against next-20140620 and it
applied cleanly, gave a good diff between pit and pi, and looked sane.
This is gonna be a pain in the butt if Kukjin doesn't apply it ASAP.
It will conflict
On Wed, Apr 02, 2014 at 01:36:29PM +0900, Jungseok Lee wrote:
On Tuesday, April 01, 2014 9:46 PM, Konrad Rzeszutek Wilk wrote:
On Tue, Apr 01, 2014 at 10:51:58AM +0900, Jungseok Lee wrote:
This patch corrects kernel command line handler when io_tlb_nslabs is
set to 0.
A current
Tushar,
On Fri, Jun 20, 2014 at 1:03 AM, Tushar Behera tusha...@samsung.com wrote:
From: Wonjoon Lee woojoo@samsung.com
The MAX98091 CODEC is the same as MAX98090 CODEC, but with an extra
microphone. Existing driver for MAX98090 CODEC already has support
for MAX98091 CODEC. Adding proper
On Thu, Jun 19, 2014 at 8:33 PM, Sachin Kamat spk.li...@gmail.com wrote:
On Thu, Jun 19, 2014 at 6:11 PM, Jaehoon Chung jh80.ch...@samsung.com wrote:
On 06/19/2014 07:40 PM, Sachin Kamat wrote:
On Thu, Jun 19, 2014 at 2:40 PM, Tim Kryger tim.kry...@gmail.com wrote:
On Thu, Jun 19, 2014 at 1:49
On the ARM Chromebook tps65090 has two masters: the AP (the main
processor running linux) and the EC (the embedded controller). The AP
is allowed to mess with FETs but the EC is in charge of charge control.
The tps65090 interupt line is routed to both the AP and the EC, which
can cause quite a
Hi Doug,
Doug Anderson diand...@chromium.org writes:
On Thu, Jun 19, 2014 at 11:43 AM, Kevin Hilman khil...@linaro.org wrote:
Doug Anderson diand...@chromium.org writes:
The original code for the exynos i2c controller registered for the
noirq variants. However during review feedback it was
Kevin,
On Fri, Jun 20, 2014 at 2:48 PM, Kevin Hilman khil...@linaro.org wrote:
Hi Doug,
Doug Anderson diand...@chromium.org writes:
On Thu, Jun 19, 2014 at 11:43 AM, Kevin Hilman khil...@linaro.org wrote:
Doug Anderson diand...@chromium.org writes:
The original code for the exynos i2c
Doug Anderson diand...@chromium.org writes:
Kevin,
On Fri, Jun 20, 2014 at 2:48 PM, Kevin Hilman khil...@linaro.org wrote:
Hi Doug,
Doug Anderson diand...@chromium.org writes:
On Thu, Jun 19, 2014 at 11:43 AM, Kevin Hilman khil...@linaro.org wrote:
Doug Anderson diand...@chromium.org
On 5/30/2014 12:06 PM, Arnd Bergmann wrote:
On Friday 30 May 2014 08:16:05 Rob Herring wrote:
On Fri, May 23, 2014 at 3:33 PM, Thierry Reding
thierry.red...@gmail.com wrote:
From: Thierry Reding tred...@nvidia.com
+IOMMU master node:
+==
+
+Devices that access memory
Kevin,
On Fri, Jun 20, 2014 at 4:13 PM, Kevin Hilman khil...@linaro.org wrote:
Doug Anderson diand...@chromium.org writes:
Kevin,
On Fri, Jun 20, 2014 at 2:48 PM, Kevin Hilman khil...@linaro.org wrote:
Hi Doug,
Doug Anderson diand...@chromium.org writes:
On Thu, Jun 19, 2014 at 11:43
On 21.06.2014 01:53, Doug Anderson wrote:
Kevin,
On Fri, Jun 20, 2014 at 4:13 PM, Kevin Hilman khil...@linaro.org wrote:
Doug Anderson diand...@chromium.org writes:
Kevin,
On Fri, Jun 20, 2014 at 2:48 PM, Kevin Hilman khil...@linaro.org wrote:
Hi Doug,
Doug Anderson
44 matches
Mail list logo
