On Thursday 04 December 2014 10:30:36 Pankaj Dubey wrote:
On Wednesday 03 December 2014 13:47:37 Pankaj Dubey wrote:
+ soc_dev_attr-soc_id = exynos_product_id_to_name(soc_product_id);
+
+ soc_dev = soc_device_register(soc_dev_attr);
+ if (IS_ERR(soc_dev))
+
On śro, 2014-12-03 at 15:12 +0100, Sylwester Nawrocki wrote:
On 26/11/14 15:24, Krzysztof Kozlowski wrote:
Audio subsystem clocks are located in separate block. If clock for this
block (from main clock domain) 'mau_epll' is gated then any read or
write to audss registers will block.
Hi,
Changes since v2
1. Patch 1 applied (clk: samsung: Fix double add of syscore ops after
driver rebind), remove it.
2. Squash patch 5 with clk: samsung: Fix clock disable
failure because domain being gated. Suggested by Sylwester.
3. Patch 1/3: Fix issues pointed by
The audio subsystem on Exynos 5420 has separate clocks and GPIO. To
operate properly on GPIOs the main block clock 'mau_epll' must be
enabled.
This was observed on Peach Pi/Pit and Arndale Octa (after enabling i2s0)
after introducing runtime PM to pl330 DMA driver. After that commit the
Audio subsystem clocks are located in separate block. If clock for this
block (from main clock domain) 'mau_epll' is gated then any read or
write to audss registers will block.
This was observed on Exynos 5420 platforms (Arndale Octa and Peach
Pi/Pit) after introducing runtime PM to pl330 DMA
The pinctrl for audio subsystem needs 'mau_epll' clock to be enabled in
order to properly access memory during GPIO setup.
After introducing runtime PM to pl330 DMA driver the 'mau_epll' was
gated, because the amba clock was disabled and there were no more
users of mau_epll.
This lead to system
On czw, 2014-12-04 at 11:47 +0100, Krzysztof Kozlowski wrote:
Hi,
Changes since v2
1. Patch 1 applied (clk: samsung: Fix double add of syscore ops after
driver rebind), remove it.
2. Squash patch 5 with clk: samsung: Fix clock disable
failure because domain being
On 04/12/14 11:47, Krzysztof Kozlowski wrote:
Audio subsystem clocks are located in separate block. If clock for this
block (from main clock domain) 'mau_epll' is gated then any read or
write to audss registers will block.
This was observed on Exynos 5420 platforms (Arndale Octa and Peach
On czw, 2014-12-04 at 12:49 +0100, Sylwester Nawrocki wrote:
On 04/12/14 11:47, Krzysztof Kozlowski wrote:
Audio subsystem clocks are located in separate block. If clock for this
block (from main clock domain) 'mau_epll' is gated then any read or
write to audss registers will block.
The 'pm_data', 'exynos_release_ret_regs' and
'exynos5420_release_ret_regs' are not exported nor used outside of
suspend.c file. Make them static.
This fixes following sparse warnings:
arch/arm/mach-exynos/suspend.c:83:23: warning: symbol 'pm_data' was not
declared. Should it be static?
Hi Günther,
On Wed, Aug 20, 2014 at 2:45 AM, Guenter Roeck li...@roeck-us.net wrote:
Implementing a restart handler in a module don't make sense
as there would be no guarantee that the module is loaded when
a restart is needed. Unexport arm_pm_restart to ensure that
no one gets the idea to do
On 12/04/2014 05:36 AM, Geert Uytterhoeven wrote:
Hi Günther,
On Wed, Aug 20, 2014 at 2:45 AM, Guenter Roeck li...@roeck-us.net wrote:
Implementing a restart handler in a module don't make sense
as there would be no guarantee that the module is loaded when
a restart is needed. Unexport
Hi Günther,
On Thu, Dec 4, 2014 at 3:26 PM, Guenter Roeck li...@roeck-us.net wrote:
On 12/04/2014 05:36 AM, Geert Uytterhoeven wrote:
On Wed, Aug 20, 2014 at 2:45 AM, Guenter Roeck li...@roeck-us.net wrote:
Implementing a restart handler in a module don't make sense
as there would be no
On 12/04/2014 06:44 AM, Geert Uytterhoeven wrote:
Hi Günther,
On Thu, Dec 4, 2014 at 3:26 PM, Guenter Roeck li...@roeck-us.net wrote:
On 12/04/2014 05:36 AM, Geert Uytterhoeven wrote:
On Wed, Aug 20, 2014 at 2:45 AM, Guenter Roeck li...@roeck-us.net wrote:
Implementing a restart handler in a
On 2 December 2014 at 02:09, Kevin Hilman khil...@kernel.org wrote:
Ulf Hansson ulf.hans...@linaro.org writes:
It's quite common for PM domains to use PM clocks. Typically from SOC
specific code, the per device PM clock list is created and
pm_clk_suspend|resume() are invoked to handle clock
On Thursday 04 December 2014 06:51:49 Guenter Roeck wrote:
On 12/04/2014 06:44 AM, Geert Uytterhoeven wrote:
On Thu, Dec 4, 2014 at 3:26 PM, Guenter Roeck li...@roeck-us.net wrote:
On 12/04/2014 05:36 AM, Geert Uytterhoeven wrote:
On Wed, Aug 20, 2014 at 2:45 AM, Guenter Roeck
On 1 December 2014 at 12:41, Amit Daniel Kachhap
amit.dan...@samsung.com wrote:
This function looks up a PM domain form the provider. This will be
useful to add parent/child domain relationship from the SoC specific
code. The caller of the function must make sure that PM domain provider
is
On 1 December 2014 at 12:57, amit daniel kachhap
amit.dan...@samsung.com wrote:
On Mon, Dec 1, 2014 at 3:56 PM, Ulf Hansson ulf.hans...@linaro.org wrote:
On 29 November 2014 at 01:30, Rafael J. Wysocki r...@rjwysocki.net wrote:
On Friday, November 28, 2014 11:38:35 AM Ulf Hansson wrote:
In a
On Thu, Dec 04, 2014 at 04:06:22PM +0100, Arnd Bergmann wrote:
On Thursday 04 December 2014 06:51:49 Guenter Roeck wrote:
On 12/04/2014 06:44 AM, Geert Uytterhoeven wrote:
On Thu, Dec 4, 2014 at 3:26 PM, Guenter Roeck li...@roeck-us.net wrote:
On 12/04/2014 05:36 AM, Geert Uytterhoeven
Em Wed, 03 Dec 2014 03:13:55 +0100
Rafael J. Wysocki r...@rjwysocki.net escreveu:
From: Rafael J. Wysocki rafael.j.wyso...@intel.com
After commit b2b49ccbdd54 (PM: Kconfig: Set PM_RUNTIME if PM_SLEEP is
selected) PM_RUNTIME is always set if PM is set, so #ifdef blocks
depending on
Add DTS for the Hardkernel Odroid XU3. The name of the DTS file is kept the
same as the vendors naming, which means it's prefixed with exynos5422
instead of exynos5800 as the SoC name even though it includes the
exyno5800 dtsi.
Signed-off-by: Sjoerd Simons sjoerd.sim...@collabora.co.uk
---
Also setup memory allocations for version 8 of the MFC as present in
Samsung Exynos 5422/5800 SoCs
Signed-off-by: Sjoerd Simons sjoerd.sim...@collabora.co.uk
---
arch/arm/mach-exynos/exynos.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm/mach-exynos/exynos.c
the
exyno5800 dtsi.
Signed-off-by: Sjoerd Simons sjoerd.sim...@collabora.co.uk
Tested-by: Tyler Baker tyler.ba...@linaro.org
Tested this atop of next-20141204, both on exynos_defconfig and
multi_v7_defconfig. All configurations boot fine on my odroid-xu3
board.
Cheers,
Tyler
--
To unsubscribe from
On 12/03/2014 05:47 AM, Padma Venkat wrote:
Hi Lars,
[snip]
+
+ ret = dma_cookie_status(chan, cookie, txstate);
+ if (ret == DMA_COMPLETE || !txstate)
+ return ret;
+
+ used = txstate-used;
+
+ spin_lock_irqsave(pch-lock, flags);
+ sar = readl(regs +
This patch enables the MAX77686 PMIC drivers in the multi_v7_defconfig used
on exynos4412-prime family of SoCs [1]. The exynos4412-prime based boards
are producing the following runtime errors only on the multi_v7_defconfig [2]:
kern.err: deviceless supply vdd_arm not found, using dummy regulator
Sjoerd Simons sjoerd.sim...@collabora.co.uk writes:
Add DTS for the Hardkernel Odroid XU3. The name of the DTS file is kept the
same as the vendors naming, which means it's prefixed with exynos5422
instead of exynos5800 as the SoC name even though it includes the
exyno5800 dtsi.
On Monday, December 01, 2014 12:50:20 PM Ulf Hansson wrote:
Changes in v4:
-Applied acks/tested by tags.
-Change name of define, affects all patches.
Changes in v3:
-Fixed comments from Rafael for patch 1.
-Change name of define, affects all patches.
Changes in
On Thursday, December 04, 2014 04:08:40 PM Mauro Carvalho Chehab wrote:
Em Wed, 03 Dec 2014 03:13:55 +0100
Rafael J. Wysocki r...@rjwysocki.net escreveu:
From: Rafael J. Wysocki rafael.j.wyso...@intel.com
After commit b2b49ccbdd54 (PM: Kconfig: Set PM_RUNTIME if PM_SLEEP is
selected)
On Thu, Dec 04, 2014 at 01:24:24PM -0800, Tyler Baker wrote:
This patch enables the MAX77686 PMIC drivers in the multi_v7_defconfig used
on exynos4412-prime family of SoCs [1]. The exynos4412-prime based boards
are producing the following runtime errors only on the multi_v7_defconfig [2]:
29 matches
Mail list logo
