On Wed, Oct 14, 2015 at 6:45 AM, Krzysztof Kozlowski
wrote:
> On 14.10.2015 10:06, Alim Akhtar wrote:
>> +Doug
>> Hello,
>> AFAIR, dw_mmc host controller does support UHS-I [1], specially SDR50
>> and SDR104 modes.
>>
>> [1]:
On 14.10.2015 11:13, Alim Akhtar wrote:
> On Wed, Oct 14, 2015 at 6:45 AM, Krzysztof Kozlowski
> wrote:
>> On 14.10.2015 10:06, Alim Akhtar wrote:
>>> +Doug
>>> Hello,
>>> AFAIR, dw_mmc host controller does support UHS-I [1], specially SDR50
>>> and SDR104 modes.
>>>
>>>
On 13.10.2015 19:25, Tomeu Vizoso wrote:
> Hi,
>
> have been hunting down a bug on exynos5250-snow which caused both HDMI
> and LVDS output to be broken after the second resume (with suspend to
> mem, but not to idle).
>
> What I have found is that when powering down the DISP1 power domain
>
On Wed, Oct 14, 2015 at 7:50 AM, Krzysztof Kozlowski
wrote:
> On 14.10.2015 11:13, Alim Akhtar wrote:
>> On Wed, Oct 14, 2015 at 6:45 AM, Krzysztof Kozlowski
>> wrote:
>>> On 14.10.2015 10:06, Alim Akhtar wrote:
+Doug
Hello,
AFAIR,
On Wed, Oct 14, 2015 at 7:22 AM, Krzysztof Kozlowski
wrote:
> On 14.10.2015 10:40, Jaehoon Chung wrote:
>> On 10/14/2015 10:15 AM, Krzysztof Kozlowski wrote:
>>> On 14.10.2015 10:06, Alim Akhtar wrote:
+Doug
Hello,
AFAIR, dw_mmc host controller does support
On 14.10.2015 12:58, Anand Moon wrote:
> hi Krzysztof,
>
> On 14 October 2015 at 05:29, Krzysztof Kozlowski
> wrote:
>> On 14.10.2015 01:27, Anand Moon wrote:
>>> Hi Krzysztof,
>>>
>>> On 13 October 2015 at 09:13, Krzysztof Kozlowski
>>> wrote:
On Wed, 07 Oct 2015, Krzysztof Kozlowski wrote:
> There are different revisions of the same chipset. For example S2MPS13 has
> more than 2 revisions. They differ slightly in regulator constraints.
> Print the revision number to easily find which PMIC is used on the board.
>
> Signed-off-by:
On Wed, 07 Oct 2015, Krzysztof Kozlowski wrote:
> The WRSTBI bit (disabled by default but enabled by bootloader), when
> set, is responsible for resetting voltages to default values of
> certain bucks on falling edge of Warm Reset Input pin from AP.
>
> However on some boards (with S2MPS13) the
Hello Krzysztof,
On 10/13/2015 03:27 AM, Krzysztof Kozlowski wrote:
> Enable support for:
> 1. Haptic motor driver on Trats2 board (Maxim 77693) and Note 4 (Maxim
>77843);
> 2. LED driver on Trats2 board (Maxim 77693).
>
> Signed-off-by: Krzysztof Kozlowski
> ---
On Wed, 07 Oct 2015, Krzysztof Kozlowski wrote:
> There are different revisions of the same chipset. For example S2MPS13 has
> more than 2 revisions. They differ slightly in regulator constraints.
> Print the revision number to easily find which PMIC is used on the board.
>
> Signed-off-by:
Hello Krzysztof,
On 10/13/2015 03:27 AM, Krzysztof Kozlowski wrote:
> Enable support for:
> 1. Haptic motor driver on Trats2 board (Maxim 77693) and Note 4
>(Maxim 77843);
> 2. LED driver on Trats2 board (Maxim 77693).
>
> Signed-off-by: Krzysztof Kozlowski
> ---
Hello Krzysztof,
On 10/13/2015 03:27 AM, Krzysztof Kozlowski wrote:
> Enable support for Maxim 8997 Multi Functional Device present on Trats and
> Origen boards by toggling on drivers: charger, haptic motor,
> LED, RTC and extcon.
>
> This allows to test and usage of these boards with exynos
Hello Krzysztof,
On Tue, Oct 13, 2015 at 3:27 AM, Krzysztof Kozlowski
wrote:
> Enable support for Maxim 8997 Multi Function Device present on Trats and
> Origen boards by toggling on drivers: main MFD, charger, haptic motor,
> regulator, LED and RTC.
>
> This allows to
On Wed, 07 Oct 2015, Krzysztof Kozlowski wrote:
> The WRSTBI bit (disabled by default but enabled by bootloader), when
> set, is responsible for resetting voltages to default values of
> certain bucks on falling edge of Warm Reset Input pin from AP.
>
> However on some boards (with S2MPS13) the
On Wed, 07 Oct 2015, Krzysztof Kozlowski wrote:
> Document a new Device Tree property 'samsung,s2mps11-wrstbi-ground'
> indicating that WRSTBI pin of S2MPS13 PMIC is pulled down so
> corresponding buck warm reset function should be disabled.
>
> Signed-off-by: Krzysztof Kozlowski
Hi,
have been hunting down a bug on exynos5250-snow which caused both HDMI
and LVDS output to be broken after the second resume (with suspend to
mem, but not to idle).
What I have found is that when powering down the DISP1 power domain
while suspending for the second time, the contents of the
Hi Marek,
On 10/13/2015 07:22 PM, Marek Szyprowski wrote:
> Exynos GEM objects contains an array of pointers to the pages, which the
> allocated buffer consists of. Till now the code used some hacks (like
> relying on DMA-mapping internal structures or using ARM-specific
> dma_to_pfn helper) to
On Fri, 14 Aug 2015, Kukjin Kim wrote:
> Krzysztof Kozlowski wrote:
> >
> > Document a new Device Tree property 'samsung,s2mps11-acokb-ground'
> > indicating that ACOKB pin of S2MPS11 PMIC is connected to the ground so
> > the PMIC must manually set PWRHOLD bit in CTRL1 register to turn off the
Exynos GEM objects contains an array of pointers to the pages, which the
allocated buffer consists of. Till now the code used some hacks (like
relying on DMA-mapping internal structures or using ARM-specific
dma_to_pfn helper) to build this array. This patch fixes this by adding
proper call to
Hello Yakir,
Sorry for the delay but I was on holidays.
On 10/10/2015 04:31 PM, Yakir Yang wrote:
> Hi Javier,
[snip]
>>>
Maybe you can email me the method the run mainline kernel on Peach
Pit, so I can debug the analogix_dp driver at the same time, that would
be great.
>>> I
This patch set adds support for Exynos SROM controller DT based driver.
Currently SROM register sets are used only during S2R, so driver
basically added for taking care of S2R. It will help us in removing
static mapping from exynos.c and other extra code handline during S2R.
This patch set also
This patch adds Exynos SROM controller driver which will handle
save restore of SROM registers during S2R.
Signed-off-by: Pankaj Dubey
---
drivers/soc/Kconfig | 1 +
drivers/soc/Makefile | 1 +
drivers/soc/samsung/Kconfig | 13
On Tue, Oct 13, 2015 at 02:56:12PM +0200, Joel Porquet wrote:
> The IRQCHIP_DECLARE macro migrated to 'include/linux/irqchip.h', making it
> globally accessible.
>
> See commit 91e20b5040c67c51aad88cf87db4305c5bd7f79d ("irqchip: Move
> IRQCHIP_DECLARE macro to include/linux/irqchip.h").
>
> This
Remove unused exynos5440 uart offset macro.
Signed-off-by: Pankaj Dubey
Reviewed-by: Krzysztof Kozlowski
---
arch/arm/mach-exynos/include/mach/map.h | 4
1 file changed, 4 deletions(-)
diff --git a/arch/arm/mach-exynos/include/mach/map.h
This patch adds exynos-srom binding information for SROM Controller
driver on Exynos SoCs.
CC: Rob Herring
CC: Mark Rutland
CC: Ian Campbell
Signed-off-by: Pankaj Dubey
Reviewed-by: Krzysztof
W dniu 13.10.2015 o 17:36, Javier Martinez Canillas pisze:
> Hello Krzysztof,
>
> On Tue, Oct 13, 2015 at 3:27 AM, Krzysztof Kozlowski
> wrote:
>> Enable support for Maxim 8997 Multi Function Device present on Trats and
>> Origen boards by toggling on drivers: main MFD,
As now we have dedicated driver for SROM controller, it will take care
of saving register banks during S2R so we can safely remove these
settings from mach-exynos.
Signed-off-by: Pankaj Dubey
---
arch/arm/mach-exynos/Kconfig | 2 ++
Hi Krzysztof,
On Tuesday 25 August 2015 07:48 AM, Krzysztof Kozlowski wrote:
On 24.08.2015 17:02, Pankaj Dubey wrote:
This patch set adds support for Exynos SROM controller DT based driver.
Currently SROM register sets are used only during S2R, so driver
basically added for taking care of S2R.
The IRQCHIP_DECLARE macro migrated to 'include/linux/irqchip.h', making it
globally accessible.
See commit 91e20b5040c67c51aad88cf87db4305c5bd7f79d ("irqchip: Move
IRQCHIP_DECLARE macro to include/linux/irqchip.h").
This patch adds the inclusion of 'include/linux/irqchip.h' and replaces the
use
Remove unused static mapping of exynos5 CMU and related code.
Signed-off-by: Pankaj Dubey
Reviewed-by: Krzysztof Kozlowski
---
arch/arm/mach-exynos/exynos.c | 5 -
arch/arm/mach-exynos/include/mach/map.h | 1 -
2 files changed, 6
This patch adds maintainers entry for new driver folder
drivers/soc/samsung
Signed-off-by: Pankaj Dubey
---
MAINTAINERS | 1 +
1 file changed, 1 insertion(+)
diff --git a/MAINTAINERS b/MAINTAINERS
index 7ba7ab7..262bba6 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@
Exynos GEM objects contains an array of pointers to the pages, which the
allocated buffer consists of. Till now the code used some hacks (like
relying on DMA-mapping internal structures or using ARM-specific
dma_to_pfn helper) to build this array. This patch fixes this by adding
proper call to
The IRQCHIP_DECLARE macro migrated to 'include/linux/irqchip.h', making it
globally accessible.
See commit 91e20b5040c67c51aad88cf87db4305c5bd7f79d ("irqchip: Move
IRQCHIP_DECLARE macro to include/linux/irqchip.h").
This patch adds the inclusion of 'include/linux/irqchip.h' and replaces the
use
The IRQCHIP_DECLARE macro migrated to 'include/linux/irqchip.h', making it
globally accessible.
See commit 91e20b5040c67c51aad88cf87db4305c5bd7f79d ("irqchip: Move
IRQCHIP_DECLARE macro to include/linux/irqchip.h").
This series of patches add inclusions of 'include/linux/irqchip.h' and
replaces
+static struct exynos_srom_reg_dump *exynos_srom_alloc_reg_dump(
+ const unsigned long *rdump,
+ unsigned long nr_rdump)
+{
+ struct exynos_srom_reg_dump *rd;
+ unsigned int i;
+
+ rd = kcalloc(nr_rdump, sizeof(*rd), GFP_KERNEL);
+ if (!rd)
+
On Mon, Oct 12, 2015 at 01:35:54PM +0200, Hans Verkuil wrote:
> On 10/06/2015 07:06 PM, Russell King - ARM Linux wrote:
> > Surely you aren't proposing that drivers should write directly to
> > adap->phys_addr without calling some notification function that the
> > physical address has changed?
>
On Mon, Oct 12, 2015 at 01:50:47PM +0200, Hans Verkuil wrote:
> On 10/06/2015 08:05 PM, Russell King - ARM Linux wrote:
> > On Mon, Sep 07, 2015 at 03:44:35PM +0200, Hans Verkuil wrote:
> >> From: Kamil Debski
> >>
> >> Add handling of remote control events coming from the HDMI
On Mon, Oct 12, 2015 at 02:39:42PM +0200, Hans Verkuil wrote:
> On 10/12/2015 02:33 PM, Kamil Debski wrote:
> > The possible status values that are implemented in the CEC framework
> > are following:
> >
> > +/* cec status field */
> > +#define CEC_TX_STATUS_OK (0)
> > +#define
+Doug
Hello,
AFAIR, dw_mmc host controller does support UHS-I [1], specially SDR50
and SDR104 modes.
[1]: http://www.spinics.net/lists/linux-mmc/msg28186.html
What I remember is, one need to set "broken-cd" property also in order
to make it work because of the vqmmc and vmmc connection on board.
On 14.10.2015 10:06, Alim Akhtar wrote:
> +Doug
> Hello,
> AFAIR, dw_mmc host controller does support UHS-I [1], specially SDR50
> and SDR104 modes.
>
> [1]: http://www.spinics.net/lists/linux-mmc/msg28186.html
>
> What I remember is, one need to set "broken-cd" property also in order
> to make
On 10/14/2015 10:15 AM, Krzysztof Kozlowski wrote:
> On 14.10.2015 10:06, Alim Akhtar wrote:
>> +Doug
>> Hello,
>> AFAIR, dw_mmc host controller does support UHS-I [1], specially SDR50
>> and SDR104 modes.
>>
>> [1]: http://www.spinics.net/lists/linux-mmc/msg28186.html
>>
>> What I remember is,
On 14.10.2015 10:40, Jaehoon Chung wrote:
> On 10/14/2015 10:15 AM, Krzysztof Kozlowski wrote:
>> On 14.10.2015 10:06, Alim Akhtar wrote:
>>> +Doug
>>> Hello,
>>> AFAIR, dw_mmc host controller does support UHS-I [1], specially SDR50
>>> and SDR104 modes.
>>>
>>> [1]:
On Tue, Oct 13, 2015 at 12:12:29AM +0300, Laurent Pinchart wrote:
> Hello,
>
> While working on regulators, GPIOs and DT I noticed that many of our DT source
> files incorrectly describe fixed regulators. The common error patterns are
>
> - Usage of the undefined (and never parsed)
43 matches
Mail list logo