, this functionality can be reused for ARM64
based Exynos SoC's.
Signed-off-by: Pankaj Dubey pankaj.du...@samsung.com
Acked-by: Guenter Roeck li...@roeck-us.net
---
Tested on Exynos5800 peach-pi board with linux-samsung/for-next.
Reboot works as expected mutiple times.
Tested-by: Vivek Gautam gautam.vi
.
The USB driver patches in this series were part of [1] sent earlier.
[1] [PATCH v2 0/4] usb: dwc3/phy-exynos5-usbdrd: Extend support to Exynos7
https://lkml.org/lkml/2014/10/7/191
Vivek Gautam (11):
pinctrl: exynos: Add BUS1 pin controller for exynos7
dwc3: exynos: Remove local variable
USB and Power regulator on Exynos7 require gpios available
in BUS1 pin controller block.
So adding the BUS1 pinctrl support.
Signed-off-by: Naveen Krishna Ch naveenkrishna...@gmail.com
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
Cc: Linus Walleij linus.wall...@linaro.org
---
drivers
There's no need to keep one local variable for clock, and
then assign the same to 'clk' member of dwc3_exynos.
Just cleaning it up.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
drivers/usb/dwc3/dwc3-exynos.c | 13 +
1 file changed, 5 insertions(+), 8 deletions(-)
diff
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
drivers/usb/dwc3/dwc3-exynos.c | 11 +++
1 file changed, 11 insertions(+)
diff --git a/drivers/usb/dwc3/dwc3-exynos.c b/drivers/usb/dwc3/dwc3-exynos.c
index 7109de7..af15ab3 100644
--- a/drivers/usb/dwc3/dwc3-exynos.c
+++ b
DWC3 controller on Exynos7 SoC has separate control for
AXI UpScaler which connects DWC3 DRD controller to AXI bus.
Get the gate clock for the same to control it across power
cycles.
Suggested-by: Anton Tikhomirov av.tikhomi...@samsung.com
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
-by: Anton Tikhomirov av.tikhomi...@samsung.com
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
.../devicetree/bindings/phy/samsung-phy.txt|6 ++
drivers/phy/phy-exynos5-usbdrd.c | 104
2 files changed, 92 insertions(+), 18 deletions(-)
diff
Some Exynos boards have a separate regulator controlling a
Boost 5V supply which goes as input for VBUS regulator.
So adding a control for the same in driver, to enable
vbus supply on the port.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
drivers/phy/phy-exynos5-usbdrd.c | 32
This PHY controller is also present on Exynos7 platform
in arch-exynos family.
So PHY_EXYNOS5_USBDRD should now depend on ARCH_EXYNOS.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
drivers/phy/Kconfig |2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/phy
Adding required gate clocks for USB3.0 DRD controller
present on Exynos7.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
drivers/clk/samsung/clk-exynos7.c | 64 +++
include/dt-bindings/clock/exynos7-clk.h |9 -
2 files changed, 72 insertions
BUS1 pinctrl provides gpios for usb and power regulator
available on exynos7-espresso board. So add relevant device
node for pinctrl-bus1.
Signed-off-by: Naveen Krishna Ch naveenkrishna...@gmail.com
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
arch/arm64/boot/dts/exynos/exynos7
Adding USB 3.0 DRD controller device node, with its clock
and phy information to enable using the same on Exynos7.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
arch/arm64/boot/dts/exynos/exynos7.dtsi | 35 +++
1 file changed, 35 insertions(+)
diff --git
Adding fixed voltage regulators for Vbus and Vbus-boost required
by USB 3.0 DRD controller on Exynos7-espresso board.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
arch/arm64/boot/dts/exynos/exynos7-espresso.dts | 43 +++
1 file changed, 43 insertions(+)
diff
Hi Alim,
On Sat, Nov 22, 2014 at 7:07 PM, Alim Akhtar alim.akh...@gmail.com wrote:
Hi Vivek,
On Fri, Nov 21, 2014 at 7:05 PM, Vivek Gautam gautam.vi...@samsung.com
wrote:
USB and Power regulator on Exynos7 require gpios available
in BUS1 pin controller block.
So adding the BUS1 pinctrl
DP PHY now require pmu-system-controller to handle PMU register
to control PHY's power isolation. Adding the same to dp-phy
node.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
Reviewed-by: Jingoo Han jg1@samsung.com
Tested-by: Javier Martinez Canillas javier.marti...@collabora.co.uk
Cc
** clocks.
This fixes the issue of hang what we were seeing.
There's another branch exynos5-v3.18-rc5 available, and we have
pushed the same patch
on that branch too.
Please test on your side, and do let us know if things are working fine for you.
--
Best Regards
Vivek Gautam
Samsung RD Institute
On Sun, Nov 23, 2014 at 12:26 AM, Javier Martinez Canillas
jav...@dowhile0.org wrote:
Hello Vivek
On Wed, Nov 19, 2014 at 1:03 PM, Vivek Gautam gautamvivek1...@gmail.com
wrote:
Tested-by: Javier Martinez Canillas javier.marti...@collabora.co.uk
Thanks for testing.
You are welcome
Hi,
On Mon, Nov 24, 2014 at 4:02 PM, Thierry Reding
thierry.red...@gmail.com wrote:
On Mon, Nov 24, 2014 at 11:11:23AM +0530, Vivek Gautam wrote:
DP PHY now require pmu-system-controller to handle PMU register
to control PHY's power isolation. Adding the same to dp-phy
node.
Signed-off
On Mon, Nov 24, 2014 at 4:26 PM, Thierry Reding
thierry.red...@gmail.com wrote:
On Mon, Nov 24, 2014 at 04:17:18PM +0530, Vivek Gautam wrote:
Hi,
On Mon, Nov 24, 2014 at 4:02 PM, Thierry Reding
thierry.red...@gmail.com wrote:
On Mon, Nov 24, 2014 at 11:11:23AM +0530, Vivek Gautam wrote
USB and Power regulator on Exynos7 require gpios available
in BUS1 pin controller block.
So adding the BUS1 pinctrl support.
Signed-off-by: Naveen Krishna Ch naveenkrishna...@gmail.com
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
Cc: Linus Walleij linus.wall...@linaro.org
---
This patch
BUS1 pinctrl provides gpios for usb and power regulator
available on exynos7-espresso board. So add relevant device
node for pinctrl-bus1.
Signed-off-by: Naveen Krishna Ch naveenkrishna...@gmail.com
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
This patch was part of series:
[PATCH 00
-June/262259.html
[1]: http://www.spinics.net/lists/arm-kernel/msg337970.html
--
Best Regards
Vivek Gautam
Samsung RD Institute, Bangalore
India
--
To unsubscribe from this list: send the line unsubscribe linux-samsung-soc in
the body of a message to majord...@vger.kernel.org
More majordomo info
Hi Sylwester,
On Sat, Nov 22, 2014 at 8:42 PM, Kukjin Kim kg...@kernel.org wrote:
On 11/22/14 17:40, Kishon Vijay Abraham I wrote:
On Friday 21 November 2014 08:41 PM, Felipe Balbi wrote:
On Fri, Nov 21, 2014 at 07:05:43PM +0530, Vivek Gautam wrote:
The series has dependency on
a) [PATCH
Hi Alim,
On Wed, Nov 26, 2014 at 7:03 PM, Alim Akhtar alim.akh...@gmail.com wrote:
Hi Vivek,
On Mon, Nov 24, 2014 at 6:32 PM, Vivek Gautam gautam.vi...@samsung.com
wrote:
USB and Power regulator on Exynos7 require gpios available
in BUS1 pin controller block.
So adding the BUS1 pinctrl
Hi Linus,
On Fri, Nov 28, 2014 at 9:05 AM, Vivek Gautam gautamvivek1...@gmail.com wrote:
Hi Alim,
On Wed, Nov 26, 2014 at 7:03 PM, Alim Akhtar alim.akh...@gmail.com wrote:
Hi Vivek,
On Mon, Nov 24, 2014 at 6:32 PM, Vivek Gautam gautam.vi...@samsung.com
wrote:
USB and Power regulator
Hi Kukjin,
On Wed, Nov 26, 2014 at 6:59 PM, Alim Akhtar alim.akh...@gmail.com wrote:
Hi Vivek,
On Mon, Nov 24, 2014 at 6:36 PM, Vivek Gautam gautam.vi...@samsung.com
wrote:
BUS1 pinctrl provides gpios for usb and power regulator
available on exynos7-espresso board. So add relevant device
On Fri, Nov 28, 2014 at 9:15 PM, Linus Walleij linus.wall...@linaro.org wrote:
On Fri, Nov 28, 2014 at 4:39 AM, Vivek Gautam gautamvivek1...@gmail.com
wrote:
On Fri, Nov 28, 2014 at 9:05 AM, Vivek Gautam gautamvivek1...@gmail.com
wrote:
On Mon, Nov 24, 2014 at 6:32 PM, Vivek Gautam
Hi Tomasz,
On Mon, Dec 1, 2014 at 9:37 PM, Tomasz Figa tomasz.f...@gmail.com wrote:
Hi Vivek,
Please see my comments below.
2014-11-24 22:02 GMT+09:00 Vivek Gautam gautam.vi...@samsung.com:
USB and Power regulator on Exynos7 require gpios available
in BUS1 pin controller block.
So adding
USB and Power regulator on Exynos7 require gpios available
in BUS1 pin controller block.
So adding the BUS1 pinctrl support.
Signed-off-by: Naveen Krishna Ch naveenkrishna...@gmail.com
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
Cc: Tomasz Figa tomasz.f...@gmail.com
Cc: Linus Walleij
Adding list of aliases for supported Exynos7 pin controller blocks.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
Cc: Tomasz Figa tomasz.f...@gmail.com
Cc: Linus Walleij linus.wall...@linaro.org
---
.../devicetree/bindings/pinctrl/samsung-pinctrl.txt | 10 ++
1 file
on exynos5250 systems.
Also we have removed the samsung,vbus-gpio property from usb2 (ehci) node
on exynos5250 systems.
**[The older code in ehci-exynos for vbus setting is left intact to keep
supporting older dt bindings].
Vivek Gautam (4):
Doc/devicetree: bindings: Update bindings information
Add missing VBUS-supply information and consumer usage information for
USB 3.0 DRD PHY.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
Documentation/devicetree/bindings/phy/samsung-phy.txt |9 +
1 file changed, 9 insertions(+)
diff --git a/Documentation/devicetree/bindings
. This issue was not taken care of until now; when
ehci is not enabled and only ohci is enabled the VBUS was never
set.
Keeping the vbus setting code in ehci-exynos intact for now
to keep supporting older dt bindings.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
.../devicetree/bindings/phy
Start using VBUS regulator for USB 2.0 phy, so that we can
remove the gpio property from host's node later.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
arch/arm/boot/dts/exynos5250-smdk5250.dts | 22 ++
arch/arm/boot/dts/exynos5250-snow.dts | 22
Now that we can use the VBUS regulator for USB 2.0 phy, we can
remove the vbus-gpio property from usb 2.0 host to avoid
duplicate gpio settings.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
arch/arm/boot/dts/exynos5250-smdk5250.dts |4
arch/arm/boot/dts/exynos5250-snow.dts
On Thu, Dec 11, 2014 at 5:52 PM, David Laight david.lai...@aculab.com wrote:
From: Vivek Gautam
This has been on my to-do list for sometime.
Until now the host controller (specifically ehci-exynos) is responsible
for enabling VBUS supply. This opens up one more issue which is, when
only ohci
, Vivek Gautam
I think so.
I looked at Arndale board Schematics.
'Hub chip' on Arndale board needs hub reset/enable code.
'HUB_RESET' and 'HUB_CONNECT' pins are used to reset 'Hub chip'
on Arndale board, not Exynos EHCI controller. So, Exynos EHCI driver
does not need to consider this hub reset
Hi,
On Thu, Aug 8, 2013 at 12:05 AM, Julius Werner jwer...@chromium.org wrote:
@@ -94,11 +94,11 @@ static int devm_usb_phy_match(struct device *dev, void
*res, void *match_data)
*/
struct usb_phy *devm_usb_get_phy(struct device *dev, enum usb_phy_type type)
{
- struct usb_phy
/lkml/2014/9/2/170; (to be specific
https://lkml.org/lkml/2014/9/10/132)
Vivek Gautam (2):
usb: host: xhci-plat: Get PHYs for xhci's hcds
phy: exynos5-usbdrd: Calibrate LOS levels for exynos5420/5800
drivers/phy/phy-exynos5-usbdrd.c | 219 +++---
drivers/usb
.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
drivers/usb/host/xhci-plat.c | 74 ++
1 file changed, 74 insertions(+)
diff --git a/drivers/usb/host/xhci-plat.c b/drivers/usb/host/xhci-plat.c
index 08d402b..c478627 100644
--- a/drivers/usb/host
extra lines in the register macro definitions]
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
---
drivers/phy/phy-exynos5-usbdrd.c | 219 +++---
1 file changed, 203 insertions(+), 16 deletions(-)
diff --git a/drivers/phy/phy-exynos5-usbdrd.c b/drivers/phy/phy
Hi,
On Fri, Feb 6, 2015 at 11:33 AM, Jaehoon Chung jh80.ch...@samsung.com wrote:
Hi, Vivek.
On 02/06/2015 02:52 PM, Vivek Gautam wrote:
Hi Jaehoon,
On Fri, Feb 6, 2015 at 6:48 AM, Jaehoon Chung jh80.ch...@samsung.com wrote:
Hi, Alim.
On my board, this patch isn't working fine.
So when
://vger.kernel.org/majordomo-info.html
--
Best Regards
Vivek Gautam
Samsung RD Institute, Bangalore
India
--
To unsubscribe from this list: send the line unsubscribe linux-samsung-soc in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo
Hi Padma,
On Fri, Dec 19, 2014 at 6:53 PM, Padmavathi Venna padm...@samsung.com wrote:
Add required clk support for I2S,PCM amd SPDIF
Signed-off-by: Padmavathi Venna padm...@samsung.com
---
verified from Exynos7 datasheet. The patch looks good.
Reviewed-by: Vivek Gautam gautam.vi
Hi Padma,
On Fri, Dec 19, 2014 at 7:03 PM, Padmavathi Venna padm...@samsung.com wrote:
I2C7 base address corrected.
Signed-off-by: Padmavathi Venna padm...@samsung.com
---
Verified from Exynos7 datasheet. LGTM.
Reviewed-by: Vivek Gautam gautam.vi...@samsung.com
arch/arm64/boot/dts
.
--
Best Regards
Vivek Gautam
Samsung RD Institute, Bangalore
India
--
To unsubscribe from this list: send the line unsubscribe linux-samsung-soc in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
On Fri, Jan 9, 2015 at 5:18 PM, Vivek Gautam gautamvivek1...@gmail.com wrote:
Hi Padma,
On Fri, Dec 19, 2014 at 6:53 PM, Padmavathi Venna padm...@samsung.com wrote:
Add clock support for 5 SPI channels.
Signed-off-by: Padmavathi Venna padm...@samsung.com
---
drivers/clk/samsung/clk
...@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
--
Best Regards
Vivek Gautam
Samsung RD Institute, Bangalore
India
--
To unsubscribe from this list: send the line unsubscribe linux-samsung-soc in
the body of a message to majord...@vger.kernel.org
More
Hi,
On Friday, February 27, 2015 9:14 PM Axel Lin axel@ingics.com wrote:
Current code uses args-args[0] as array subscript of phy_drd-phys[].
So the valid value range for args-args[0] is 0 ... EXYNOS5_DRDPHYS_NUM -
1.
Signed-off-by: Axel Lin axel@ingics.com
Reviewed by: Vivek
.
Signed-off-by: Jaewon Kim jaewon02@samsung.com
Tested-by: Chanwoo Choi cw00.c...@samsung.com
---
Patch looks good to me.
Reviewed-by: Vivek Gautam gautam.vi...@samsung.com
.../devicetree/bindings/phy/samsung-phy.txt|3 ++-
drivers/phy/phy-exynos5-usbdrd.c
ensuring now that the controller driver requests the necessary
VDD regulators (if available, unless there are direct VDD rails),
and enable them so as to make them working on exynos systems.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
Cc: Jingoo Han jg1@samsung.com
Cc: Krzysztof Kozlowski
ensuring now that the controller driver requests the necessary
VDD regulators (if available, unless there are direct VDD rails),
and enable them so as to make them working on exynos systems.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
Cc: Jingoo Han jg1@samsung.com
Cc: Krzysztof Kozlowski
.
This was rather bad about these controller drivers.
So ensuring now that the controller driver requests the necessary
VDD regulators (if available, unless there are direct VDD rails),
and enable them so as to make them working.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
Signed-off
+devicet...@hellion.org.uk;
Kumar Gala ga...@codeaurora.org; Kukjin Kim kg...@kernel.org; Alan
Stern st...@rowland.harvard.edu; Greg Kroah-Hartman
gre...@linuxfoundation.org; Vivek Gautam gautam.vi...@samsung.com;
Felipe Balbi ba...@ti.com
Cc: devicet...@vger.kernel.org; linux-arm-ker
Hi,
On Monday, June 08, 2015 3:50 PM, Anand Moon linux.am...@gmail.com
On 8 June 2015 at 10:58, Vivek Gautam gautam.vi...@samsung.com wrote:
Hi,
On Monday, June 08, 2015 10:44 AM, Krzysztof Kozlowski
k.kozlow...@samsung.com wrote:
my apologies for being late in replying to this thread
Hi,
On Mon, Jun 8, 2015 at 8:47 PM, Alan Stern st...@rowland.harvard.edu wrote:
On Mon, 8 Jun 2015, Vivek Gautam wrote:
Facilitate getting required 3.3V and 1.0V VDD supply for
EHCI controller on Exynos.
For example, patches for regulators' nodes:
c8c253f ARM: dts: Add regulator entries
601 - 656 of 656 matches
Mail list logo
