Hi,
On Sun, Aug 17, 2014 at 11:52:06AM +0800, Chen-Yu Tsai wrote:
Hi Maxime,
This series enables all the controllers on sun8i that we already have
drivers for, excluding SPI as the tablet I have does not use it and
I cannot test it. If there's a way to test it without external connections
Hi,
On Sun, Aug 17, 2014 at 11:52:17AM +0800, Chen-Yu Tsai wrote:
Add nodes for the 3 i2c controllers found on A23 SoCs to the sun8i DTSI.
Signed-off-by: Chen-Yu Tsai w...@csie.org
---
arch/arm/boot/dts/sun8i-a23.dtsi | 36
1 file changed, 36
On 16/08/14 21:16, jonsm...@gmail.com wrote:
I attached a PWM driver for the mainline kernel. I think it is working
but I don't have access to a scope at my current location. I know it
is making pulses, but without a scope I have no idea if they are the
correct pulses.
I tried this and the
Thanks for testing. That gave me some things to fix. New version
revmoved the SGTL clutter. It still has a lot of debug in it so that I
can see what is going one.
Note that the sysfs parameter 'duty_cycle' is not a percent
duty_cycle. It wants the duty_cycle in nanoseconds like the period.
Curious, why did you make a PWM driver when there is one in the works?
See: https://lkml.org/lkml/2014/5/19/568
On Sun, Aug 17, 2014 at 4:16 AM, jonsm...@gmail.com jonsm...@gmail.com wrote:
I attached a PWM driver for the mainline kernel. I think it is working
but I don't have access to a
Hi,
On Sun, Aug 17, 2014 at 4:02 PM, Maxime Ripard
maxime.rip...@free-electrons.com wrote:
Hi,
On Sun, Aug 17, 2014 at 11:52:17AM +0800, Chen-Yu Tsai wrote:
Add nodes for the 3 i2c controllers found on A23 SoCs to the sun8i DTSI.
Signed-off-by: Chen-Yu Tsai w...@csie.org
---
On Sun, Aug 17, 2014 at 11:16 AM, Chen-Yu Tsai w...@csie.org wrote:
Curious, why did you make a PWM driver when there is one in the works?
Because I didn't know about it.
See: https://lkml.org/lkml/2014/5/19/568
On Sun, Aug 17, 2014 at 4:16 AM, jonsm...@gmail.com jonsm...@gmail.com
wrote:
On Sun, Aug 17, 2014 at 11:16 AM, Chen-Yu Tsai w...@csie.org wrote:
Curious, why did you make a PWM driver when there is one in the works?
See: https://lkml.org/lkml/2014/5/19/568
I suspect this one is going to have trouble with generating high
frequency clocks. I had to do the math in
Copy this to sunxi, since I forgot to include it.
-- Forwarded message --
From: jonsm...@gmail.com jonsm...@gmail.com
Date: Sun, Aug 17, 2014 at 1:03 PM
Subject: Re: [PATCHv5 1/2] pwm: Add Allwinner SoC support
To: Alexandre Belloni alexandre.bell...@free-electrons.com
Cc:
On 17/08/14 16:03, jonsm...@gmail.com wrote:
Debug output from my test. Don't know if the pin is ticking.
debug output looks identical here
If I leave enable at 0 the output stays high, set enable to 1
and the output goes low and stays there regardless of any other
changes I make.
Even in
On 17/08/14 16:02, jonsm...@gmail.com wrote:
Thanks for testing. That gave me some things to fix. New version
revmoved the SGTL clutter. It still has a lot of debug in it so that I
can see what is going one.
Note that the sysfs parameter 'duty_cycle' is not a percent
duty_cycle. It wants
I should probably add that I'm applying your patch onto a vanilla 3.16
and I'm using a cubietruck.
Let me know if you'd like me to start with a different base kernel or
to try it on different hardware, I have a couple of other A20 boards
I can try if needed
--
You received this message
On Sun, Aug 17, 2014 at 3:22 PM, selsin...@gmail.com wrote:
I should probably add that I'm applying your patch onto a vanilla 3.16
and I'm using a cubietruck.
Let me know if you'd like me to start with a different base kernel or
to try it on different hardware, I have a couple of other A20
I think I found the bug, my sgtl5000 is happy now at lower clock
speeds. I was missing a 'L' and a value got truncated to 32 bits.
On Sun, Aug 17, 2014 at 4:04 PM, jonsm...@gmail.com jonsm...@gmail.com wrote:
On Sun, Aug 17, 2014 at 3:22 PM, selsin...@gmail.com wrote:
I should probably add
New version that adds better support for the A10 plus it fixes an
issue in the previous version.
Note that the A10 does not support the 24Mhz bypass mode.
--
Jon Smirl
jonsm...@gmail.com
--
You received this message because you are subscribed to the Google Groups
linux-sunxi group.
To
This adds support for the A20 Hummingbird:
http://www.merrii.com/en/pla_d.asp?id=171
This patch enable most on-board peripherals supported on current kernel,
such as uart, i2c, spi, pwm, ohci/ehci, gmac and mmc.
Signed-off-by: Wills Wang wills.wang.o...@gmail.com
---
arch/arm/boot/dts/Makefile
This adds support for the A20 Hummingbird:
http://www.merrii.com/en/pla_d.asp?id=171
This patch enable most on-board peripherals supported on current kernel,
such as uart, i2c, spi, pwm, ohci/ehci, gmac and mmc.
Signed-off-by: Wills Wang wills.wang.o...@gmail.com
---
arch/arm/boot/dts/Makefile
Changes since v2:
- fixed mistake about uart3/4/5 pinctrl config
Changes since v1:
- add Signed-off-by and commit msg
- add uart2/3/4/5, i2c3 and spi2
- remove pwm1 node
- use reg_vcc3v0 according to board schematic
- add comment for gpio pin
- remove unused pull-up pin
On Mon, Aug 18, 2014 at 1:17 PM, Wills Wang wills.wang.o...@gmail.com wrote:
This adds support for the A20 Hummingbird:
http://www.merrii.com/en/pla_d.asp?id=171
This patch enable most on-board peripherals supported on current kernel,
such as uart, i2c, spi, pwm, ohci/ehci, gmac and mmc.
Hi, ChenYu,
You are right, deferred probing is not an error, but i think this reordering
of initialization is useful for suppressing kernel's complaints .
On 08/16/2014 11:45 PM, Chen-Yu Tsai wrote:
On Sat, Aug 16, 2014 at 12:52 PM, Wills Wang wills.wang.o...@gmail.com wrote:
Hi,
No
I am able to get beep in my board by making both A20 and codec as salve.
--
You received this message because you are subscribed to the Google Groups
linux-sunxi group.
To unsubscribe from this group and stop receiving emails from it, send an email
to linux-sunxi+unsubscr...@googlegroups.com.
Hi JonCodeKipper,
Could you say whether Allwinner i2s will acts as master or slave?.
Because if configure A20 i2s as master and codec as slave then i am not
getting bclk and wclk and audio is not processing.
if configure A20 i2s as slave and codec as slave then i am getting bclk and
wclk and
Hi,
On Mon, Aug 18, 2014 at 1:41 PM, Wills Wang wills.wang.o...@gmail.com wrote:
Hi, ChenYu,
You are right, deferred probing is not an error, but i think this reordering
of initialization is useful for suppressing kernel's complaints .
The deferred probing messages are output at info log
23 matches
Mail list logo
