On 20 December 2016 at 20:16, Maxime Ripard
wrote:
> Hi,
>
> On Tue, Dec 20, 2016 at 03:55:24PM +0100, codekip...@gmail.com wrote:
>> From: Marcus Cooper
>>
>> Newer SoCs have additional functionality so a quirks structure
>> has been added
On Tue, Dec 20, 2016 at 04:55:42PM +0100, codekip...@gmail.com wrote:
> From: Marcus Cooper
>
> This patch adds the regulator nodes for the axp209 by including
> the axp209 dtsi.
>
> DCDC2 is used as the cpu power supply. This patch also references
> it from the cpu node.
Hi,
On Tue, Dec 20, 2016 at 03:55:24PM +0100, codekip...@gmail.com wrote:
> From: Marcus Cooper
>
> Newer SoCs have additional functionality so a quirks structure
> has been added to handle them. So far we've seen the use of a
> reset controller, a different address for
On Tue, Dec 20, 2016 at 03:49:14PM +0100, codekip...@gmail.com wrote:
> From: Marcus Cooper
>
> It has been seen that some newer SoCs have a different TX FIFO
> address and we already have the difference with the A31 requiring
> a reset. Add a quirks structure so that these
On Tue, Dec 20, 2016 at 03:49:13PM +0100, codekip...@gmail.com wrote:
> From: Marcus Cooper
>
> The dapm components are now handled by the ALSA SoC SPDIF DIT driver
> so can be removed.
>
> Signed-off-by: Marcus Cooper
Acked-by: Maxime Ripard
On Tue, Dec 20, 2016 at 03:34:10PM +0100, Code Kipper wrote:
> On 20 December 2016 at 15:07, Maxime Ripard
> wrote:
> > Hi,
> >
> > On Tue, Dec 20, 2016 at 11:40:37AM +0100, codekip...@gmail.com wrote:
> >> From: Marcus Cooper
> >>
> >> Add
On Tue, Dec 20, 2016 at 11:40:36AM +0100, codekip...@gmail.com wrote:
> From: Marcus Cooper
>
> Add the SPDIF TX pin to the A31 dtsi.
>
> Signed-off-by: Marcus Cooper
Applied, thanks!
Maxime
--
Maxime Ripard, Free Electrons
Embedded Linux and
On Tue, Dec 20, 2016 at 11:44:46AM +0100, codekip...@gmail.com wrote:
> From: Marcus Cooper
>
> As the SPDIF was rarely documented on the earlier Allwinner SoCs
> it was assumed that it had a similar clock register to the one
> described in the H3 User Manual.
>
> However
1;4600;0c
On Tue, Dec 20, 2016 at 11:23:44AM +0100, codekip...@gmail.com wrote:
> From: Marcus Cooper
>
> The Mele I7 has an audio jack for the SoC's internal codec.
>
> Signed-off-by: Marcus Cooper
Applied, thanks!
Maxime
--
Maxime Ripard, Free
On 20 December 2016 at 15:16, Maxime Ripard
wrote:
> On Tue, Dec 20, 2016 at 11:22:42AM +0100, codekip...@gmail.com wrote:
>> From: Marcus Cooper
>>
>> This patch adds the regulator nodes for the axp209 by including
>> the axp209 dtsi.
>>
From: Marcus Cooper
This patch adds the regulator nodes for the axp209 by including
the axp209 dtsi.
DCDC2 is used as the cpu power supply. This patch also references
it from the cpu node.
Signed-off-by: Marcus Cooper
---
From: Marcus Cooper
Newer SoCs have additional functionality so a quirks structure
has been added to handle them. So far we've seen the use of a
reset controller, a different address for the TXFIFO and varying
register changes.
This patch prepares the driver for these
From: Marcus Cooper
The dapm components are now handled by the ALSA SoC SPDIF DIT driver
so can be removed.
Signed-off-by: Marcus Cooper
---
sound/soc/sunxi/sun4i-spdif.c | 8
1 file changed, 8 deletions(-)
diff --git
From: Marcus Cooper
Hi All,
please find attached two patches. First being a cleanup of something that
shouldn't be in the code and the second adds the mechanism for supporting
newer Allwiner SoCs. There was a third patch in the series and that was
bringing in support of
From: Marcus Cooper
It has been seen that some newer SoCs have a different TX FIFO
address and we already have the difference with the A31 requiring
a reset. Add a quirks structure so that these can be managed
easily.
Signed-off-by: Marcus Cooper
---
hi, i also use cubieboard with this NAND, use the linux kernel is 3.4.90.
can you tell me , where you patch download form?
--
You received this message because you are subscribed to the Google Groups
"linux-sunxi" group.
To unsubscribe from this group and stop receiving emails from it, send
On 20 December 2016 at 15:07, Maxime Ripard
wrote:
> Hi,
>
> On Tue, Dec 20, 2016 at 11:40:37AM +0100, codekip...@gmail.com wrote:
>> From: Marcus Cooper
>>
>> Add the SPDIF transceiver controller block to the A31 dtsi.
>>
>> Signed-off-by:
On Tue, Dec 20, 2016 at 11:22:42AM +0100, codekip...@gmail.com wrote:
> From: Marcus Cooper
>
> This patch adds the regulator nodes for the axp209 by including
> the axp209 dtsi.
>
> Signed-off-by: Marcus Cooper
> ---
>
Hi,
On Tue, Dec 20, 2016 at 11:40:37AM +0100, codekip...@gmail.com wrote:
> From: Marcus Cooper
>
> Add the SPDIF transceiver controller block to the A31 dtsi.
>
> Signed-off-by: Marcus Cooper
> ---
> arch/arm/boot/dts/sun6i-a31.dtsi | 14
Hi all!
This is rather interesting stuff. Actually it's possible to find partial
documentation for this method (of reading SID/efuse values) even for older
SoCs. There's an early version of the A20 User Manual (Revision 1.0 -
Feb. 18, 2013) available on the net, where chapter 1.18 describes the
From: Marcus Cooper
As the SPDIF was rarely documented on the earlier Allwinner SoCs
it was assumed that it had a similar clock register to the one
described in the H3 User Manual.
However this is not the case and it looks to shares the same setup
as the I2S clock
Hi,
On Wed, Dec 14, 2016 at 11:37:38AM +0200, Alexander Graf wrote:
>
>
> > Am 14.12.2016 um 11:25 schrieb Maxime Ripard
> > :
> >
> >> On Wed, Dec 14, 2016 at 11:02:33AM +0800, Chen-Yu Tsai wrote:
> >>> On Wed, Dec 14, 2016 at 5:16 AM, Icenowy Zheng
From: Marcus Cooper
Enable the S/PDIF transmitter that is present on the Mele I7.
Signed-off-by: Marcus Cooper
---
arch/arm/boot/dts/sun6i-a31-i7.dts | 24
1 file changed, 24 insertions(+)
diff --git
From: Marcus Cooper
Hi All,
here is the patch set required to enable SPDIF on the Mele I7 which is
a A31 based TV-box. To get this working a fix has to be applied to the
clock driver and this will be pushed seperately.
For now the dtsi changes can be applied and when the
From: Marcus Cooper
Add the SPDIF TX pin to the A31 dtsi.
Signed-off-by: Marcus Cooper
---
arch/arm/boot/dts/sun6i-a31.dtsi | 5 +
1 file changed, 5 insertions(+)
diff --git a/arch/arm/boot/dts/sun6i-a31.dtsi b/arch/arm/boot/dts/sun6i-a31.dtsi
From: Marcus Cooper
Add the SPDIF transceiver controller block to the A31 dtsi.
Signed-off-by: Marcus Cooper
---
arch/arm/boot/dts/sun6i-a31.dtsi | 14 ++
1 file changed, 14 insertions(+)
diff --git a/arch/arm/boot/dts/sun6i-a31.dtsi
From: Marcus Cooper
The Mele I7 has an audio jack for the SoC's internal codec.
Signed-off-by: Marcus Cooper
---
arch/arm/boot/dts/sun6i-a31-i7.dts | 6 ++
1 file changed, 6 insertions(+)
diff --git a/arch/arm/boot/dts/sun6i-a31-i7.dts
From: Marcus Cooper
This patch adds the regulator nodes for the axp209 by including
the axp209 dtsi.
Signed-off-by: Marcus Cooper
---
arch/arm/boot/dts/sun4i-a10-a1000.dts | 34 ++
1 file changed, 34 insertions(+)
On Tue, Dec 20, 2016 at 02:03:36AM +0800, Icenowy Zheng wrote:
> H3 SID controller has some bug, which makes the initial SID value at
> SUNXI_SID_BASE wrong when boot.
>
> Change the SID retrieve code to call the SID Controller directly on H3,
> which can get the correct value, and also fix the
29 matches
Mail list logo