Add the DWC2 Kconfig and Makefile, and modify the USB Kconfig and
Makefile to include them

Signed-off-by: Paul Zimmerman <pa...@synopsys.com>
---
 drivers/staging/Kconfig       |  2 ++
 drivers/staging/Makefile      |  1 +
 drivers/staging/dwc2/Kconfig  | 41 +++++++++++++++++++++++++++++++++++++++++
 drivers/staging/dwc2/Makefile | 23 +++++++++++++++++++++++
 4 files changed, 67 insertions(+)
 create mode 100644 drivers/staging/dwc2/Kconfig
 create mode 100644 drivers/staging/dwc2/Makefile

diff --git a/drivers/staging/Kconfig b/drivers/staging/Kconfig
index 093f10c..1df401a 100644
--- a/drivers/staging/Kconfig
+++ b/drivers/staging/Kconfig
@@ -140,4 +140,6 @@ source "drivers/staging/zcache/Kconfig"
 
 source "drivers/staging/goldfish/Kconfig"
 
+source "drivers/staging/dwc2/Kconfig"
+
 endif # STAGING
diff --git a/drivers/staging/Makefile b/drivers/staging/Makefile
index fa41b04..2a6a607 100644
--- a/drivers/staging/Makefile
+++ b/drivers/staging/Makefile
@@ -62,3 +62,4 @@ obj-$(CONFIG_SB105X)          += sb105x/
 obj-$(CONFIG_FIREWIRE_SERIAL)  += fwserial/
 obj-$(CONFIG_ZCACHE)           += zcache/
 obj-$(CONFIG_GOLDFISH)         += goldfish/
+obj-$(CONFIG_USB_DWC2)         += dwc2/
diff --git a/drivers/staging/dwc2/Kconfig b/drivers/staging/dwc2/Kconfig
new file mode 100644
index 0000000..610418a
--- /dev/null
+++ b/drivers/staging/dwc2/Kconfig
@@ -0,0 +1,41 @@
+config USB_DWC2
+       tristate "DesignWare USB2 DRD Core Support"
+       depends on USB
+       select USB_OTG_UTILS
+       help
+         Say Y or M here if your system has a Dual Role HighSpeed
+         USB controller based on the DesignWare HSOTG IP Core.
+
+         If you choose to build this driver as dynamically linked
+         modules, the core module will be called dwc2.ko, and the
+         PCI bus interface module (if you have a PCI bus system)
+         will be called dwc2_pci.ko.
+
+         NOTE: This driver at present only implements the Host mode
+         of the controller. The existing s3c-hsotg driver supports
+         Peripheral mode, but only for the Samsung S3C platforms.
+         There are plans to merge the s3c-hsotg driver with this
+         driver in the near future to create a dual-role driver.
+
+if USB_DWC2
+
+config USB_DWC2_DEBUG
+       bool "Enable Debugging Messages"
+       help
+         Say Y here to enable debugging messages in the DWC2 Driver.
+
+config USB_DWC2_VERBOSE
+       bool "Enable Verbose Debugging Messages"
+       depends on USB_DWC2_DEBUG
+       help
+         Say Y here to enable verbose debugging messages in the DWC2 Driver.
+         WARNING: Enabling this will quickly fill your message log.
+         If in doubt, say N.
+
+config USB_DWC2_TRACK_MISSED_SOFS
+       bool "Enable Missed SOF Tracking"
+       help
+         Say Y here to enable logging of missed SOF events to the dmesg log.
+         If in doubt, say N.
+
+endif
diff --git a/drivers/staging/dwc2/Makefile b/drivers/staging/dwc2/Makefile
new file mode 100644
index 0000000..6dccf46
--- /dev/null
+++ b/drivers/staging/dwc2/Makefile
@@ -0,0 +1,23 @@
+ccflags-$(CONFIG_USB_DWC2_DEBUG)       += -DDEBUG
+ccflags-$(CONFIG_USB_DWC2_VERBOSE)     += -DVERBOSE_DEBUG
+
+obj-$(CONFIG_USB_DWC2)                 += dwc2.o
+
+dwc2-y                                 += core.o core_intr.o
+
+# NOTE: This driver at present only implements the Host mode
+# of the controller. The existing s3c-hsotg driver supports
+# Peripheral mode, but only for the Samsung S3C platforms.
+# There are plans to merge the s3c-hsotg driver with this
+# driver in the near future to create a dual-role driver. Once
+# that is done, Host mode will become an optional feature that
+# is selected with a config option.
+
+dwc2-y                                 += hcd.o hcd_intr.o
+dwc2-y                                 += hcd_queue.o hcd_ddma.o
+
+ifneq ($(CONFIG_PCI),)
+       obj-$(CONFIG_USB_DWC2)          += dwc2_pci.o
+endif
+
+dwc2_pci-y                             += pci.o
-- 
1.8.2.rc0.16.g20a599e

--
To unsubscribe from this list: send the line "unsubscribe linux-usb" in
the body of a message to majord...@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Reply via email to