From: Tang Yuantian b29...@freescale.com
Signed-off-by: Jin Qing b24...@freescale.com
Signed-off-by: Li Yang le...@freescale.com
Signed-off-by: Tang Yuantian yuantian.t...@freescale.com
---
arch/powerpc/boot/dts/fsl/p1024si-pre.dtsi| 68
arch/powerpc/boot/dts/p1024rdb.dts
From: Tang Yuantian b29...@freescale.com
Signed-off-by: Prabhakar Kushwaha prabha...@freescale.com
Signed-off-by: Poonam Aggrwal poonam.aggr...@freescale.com
Signed-off-by: Tang Yuantian b29...@freescale.com
---
arch/powerpc/boot/dts/p2020rdb-pc.dts| 96 +
IFC NAND Machine calculates ECC on 512byte sector. Same is taken care in
fsl_ifc_run_command() while ECC status verification. Here buffer number is
calculated assuming 512byte sector and same is passed to is_blank.
However in is_blank() buffer address is calculated using mdt-writesize which is
1) OOB area should be updated irrespective of NAND page size. Earlier it was
updated only for 512byte NAND page.
2) During OOB update fbcr should be equal to OOB size.
Signed-off-by: Poonam Aggrwal poonam.aggr...@freescale.com
Signed-off-by: Prabhakar Kushwaha prabha...@freescale.com
---
Hello Peter,
09.01.2012 6:12, Peter Chen:
I am not sure we can combine all Synopsys USB drivers to single file, but we
Synopsys driver which I examine consists of 16 files (each of 2
versions), 200k lines total. I've already perpared some few smaller
files for version merging. So probably it
Hello Leo,
09.01.2012 9:17, Leo Li:
On Sun, Jan 8, 2012 at 8:56 PM, Nikolai Zhubrn-a-zh...@yandex.ru wrote:
2012/1/8 Nikolai Zhubrn-a-zh...@yandex.ru:
Hello developers,
I'm trying to find/combine/fix a driver for Synopsys' DesignWare USB
controller. This thing is USB 2.0 host/slave/otg
On 05.01.2012, at 10:06, Liu Yu wrote:
from the kvm guest paravirt init code.
Your patch description could be slightly more ... verbose :)
Signed-off-by: Liu Yu yu@freescale.com
---
arch/powerpc/include/asm/epapr_hcalls.h |8 +
arch/powerpc/kernel/Makefile|1 +
Hi Wolfgang,
I need to automate a sequence of commands. To do that I am setting a
environment variable with the sequence of commands.
And using run command run the environment variable.
But one of the command uses in the command. So how do I save the command with
quotes.
Below is the
On 05.01.2012, at 10:06, Liu Yu wrote:
If the guest hypervisor node contains has-idle property.
Signed-off-by: Liu Yu yu@freescale.com
---
v2:
1. move the idle code into assembly.
2. move the part that check has-idle into epapr code.
arch/powerpc/include/asm/epapr_hcalls.h |1
Hi Wolfgang,
I need to automate a sequence of commands. To do that I am setting a
environment variable with the sequence of commands.
And using run command run the environment variable.
But one of the command uses in the command. So how do I save the command
with quotes.
Below is the
Hi Joakim,
I have tried it but it doesn't work.
Just now found that with single ' quotes the entire sequence it works.
Setenv set_mac 'cp 0xffec 0x10 1024;fdt addr 0xc0 8192;fdt set
/soc8272@f000/ethernet@24000 mac-address [00 44 00 55 00 66];erase
0xffec 0xffec4000;cp
smitha.va...@wipro.com wrote on 2012/01/09 15:28:54:
Hi Joakim,
I have tried it but it doesn't work.
Just now found that with single ' quotes the entire sequence it works.
Setenv set_mac 'cp 0xffec 0x10 1024;fdt addr 0xc0 8192;fdt set
/soc8272@f000/ethernet@24000
On 21.12.2011, at 02:34, Scott Wood wrote:
Currently 32-bit only cares about this for choice of exception
vector, which is done in core-specific code. However, KVM will
want to distinguish as well.
Signed-off-by: Scott Wood scottw...@freescale.com
---
arch/powerpc/include/asm/cputable.h
On 21.12.2011, at 02:34, Scott Wood wrote:
We'll use it on e500mc as well.
Signed-off-by: Scott Wood scottw...@freescale.com
---
arch/powerpc/include/asm/kvm_book3s.h |3 ++
arch/powerpc/include/asm/kvm_booke.h |3 ++
arch/powerpc/include/asm/kvm_ppc.h|5
On 21.12.2011, at 02:34, Scott Wood wrote:
tlbilx is the new, preferred invalidation instruction. It is not
found on e500 prior to e500mc, but there should be no harm in
supporting it on all e500.
Based on code from Ashish Kalra ashish.ka...@freescale.com.
Signed-off-by: Scott Wood
On 12/21/2011 03:34 AM, Scott Wood wrote:
Add processor support for e500mc, using hardware virtualization support
(GS-mode).
Current issues include:
- No support for external proxy (coreint) interrupt mode in the guest.
Includes work by Ashish Kalra ashish.ka...@freescale.com,
Varun Sethi
On 21.12.2011, at 02:34, Scott Wood wrote:
e500mc has a normal PPC FPU, rather than SPE which is found
on e500v1/v2.
Based on code from Liu Yu yu@freescale.com.
Signed-off-by: Scott Wood scottw...@freescale.com
---
arch/powerpc/include/asm/system.h |1 +
On 01/09/2012 09:21 AM, Alexander Graf wrote:
On 21.12.2011, at 02:34, Scott Wood wrote:
Currently 32-bit only cares about this for choice of exception
vector, which is done in core-specific code. However, KVM will
want to distinguish as well.
Signed-off-by: Scott Wood
On 01/09/2012 10:33 AM, Avi Kivity wrote:
On 12/21/2011 03:34 AM, Scott Wood wrote:
Add processor support for e500mc, using hardware virtualization support
(GS-mode).
Current issues include:
- No support for external proxy (coreint) interrupt mode in the guest.
Includes work by Ashish
This will allow callers to rebuild .dtb files when any of the /include/d
.dtsi files are modified, not just the top-level .dts file.
Signed-off-by: Stephen Warren swar...@nvidia.com
---
This patch is against the Linux kernel's copy of dtc, but it applies to
upstream dtc with a couple of
On 01/09/2012 12:53 AM, Xu Jiucheng wrote:
+ nand@1,0 {
+ #address-cells = 1;
+ #size-cells = 1;
+ compatible = fsl,p1020-fcm-nand,
+ fsl,elbc-fcm-nand;
s/p1020/p1021/
-Scott
___
On 01/09/2012 02:37 AM, b29...@freescale.com wrote:
+/include/ p1024rdb.dtsi
+/include/ fsl/p1020si-post.dtsi
Is p1024 100% software-compatible with p1020?
They have different manuals...
-Scott
___
Linuxppc-dev mailing list
On 01/05/2012 03:06 AM, Liu Yu wrote:
diff --git a/arch/powerpc/kernel/idle_e500.S b/arch/powerpc/kernel/idle_e500.S
index 3e2b95c..6ea95f0 100644
--- a/arch/powerpc/kernel/idle_e500.S
+++ b/arch/powerpc/kernel/idle_e500.S
@@ -85,6 +85,23 @@
On 01/09/2012 11:48 AM, Alexander Graf wrote:
On 21.12.2011, at 02:34, Scott Wood wrote:
+#ifdef CONFIG_PPC_FPU
+/* Save userspace FPU state in stack */
+enable_kernel_fp();
+memcpy(fpr, current-thread.fpr, sizeof(current-thread.fpr));
+fpscr = current-thread.fpscr.val;
+
The following changes since commit a0e86bd4252519321b0d102dc4ed90557aa7bee9:
audit: always follow va_copy() with va_end() (2012-01-08 14:15:21 -0800)
are available in the git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/galak/powerpc.git merge
Michael Neuling (1):
On 09.01.2012, at 22:48, Scott Wood wrote:
On 01/09/2012 11:48 AM, Alexander Graf wrote:
On 21.12.2011, at 02:34, Scott Wood wrote:
+#ifdef CONFIG_PPC_FPU
+ /* Save userspace FPU state in stack */
+ enable_kernel_fp();
+ memcpy(fpr, current-thread.fpr, sizeof(current-thread.fpr));
On 01/09/2012 04:17 PM, Alexander Graf wrote:
On 09.01.2012, at 22:48, Scott Wood wrote:
On 01/09/2012 11:48 AM, Alexander Graf wrote:
Do you think it's possible to combine this with the book3s_pr code, so we
don't duplicate too much here?
book3s_pr is a bit different in that it can
Dear smitha.va...@wipro.com,
In message 40631e9a2581f14ba60888c87a76a1fe01d...@hyd-mkd-mbx4.wipro.com you
wrote:
Setenv set_mac 'cp 0xffec 0x10 1024;fdt addr 0xc0 8192;fdt set=
/soc8272@f000/ethernet@24000 mac-address [00 44 00 55 00 66];erase 0x=
ffec 0xffec4000;cp
This will allow callers to rebuild .dtb files when any of the /include/d
.dtsi files are modified, not just the top-level .dts file.
Signed-off-by: Stephen Warren swar...@nvidia.com
---
This patch is against the Linux kernel's copy of dtc, but it applies to
upstream dtc with a couple of trivial
This hooks dtc into Kbuild's dependency system.
Thus, for example, make dtbs will rebuild tegra-harmony.dtb if only
tegra20.dtsi has changed yet tegra-harmony.dts has not. The previous
lack of this feature recently caused me to have very confusing git
bisect results.
For ARM, it's obvious what
On 09.01.2012, at 23:39, Scott Wood wrote:
On 01/09/2012 04:17 PM, Alexander Graf wrote:
On 09.01.2012, at 22:48, Scott Wood wrote:
On 01/09/2012 11:48 AM, Alexander Graf wrote:
Do you think it's possible to combine this with the book3s_pr code, so we
don't duplicate too much here?
On 01/09/2012 04:47 PM, Alexander Graf wrote:
On 09.01.2012, at 23:39, Scott Wood wrote:
On 01/09/2012 04:17 PM, Alexander Graf wrote:
On 09.01.2012, at 22:48, Scott Wood wrote:
On 01/09/2012 11:48 AM, Alexander Graf wrote:
I'm having a hard time to grasp when shared-msr, shadow_msr and
On 09.01.2012, at 23:54, Scott Wood wrote:
On 01/09/2012 04:47 PM, Alexander Graf wrote:
On 09.01.2012, at 23:39, Scott Wood wrote:
On 01/09/2012 04:17 PM, Alexander Graf wrote:
On 09.01.2012, at 22:48, Scott Wood wrote:
On 01/09/2012 11:48 AM, Alexander Graf wrote:
I'm having a
Tracepoints should not be called inside an rcu_idle_enter/rcu_idle_exit
region. Since pSeries calls H_CEDE in the idle loop, we were violating
this rule.
commit a7b152d5342c (powerpc: Tell RCU about idle after hcall tracing)
tried to work around it by delaying the rcu_idle_enter until after we
On Tue, Jan 10, 2012 at 11:29:15AM +1100, Anton Blanchard wrote:
Tracepoints should not be called inside an rcu_idle_enter/rcu_idle_exit
region. Since pSeries calls H_CEDE in the idle loop, we were violating
this rule.
commit a7b152d5342c (powerpc: Tell RCU about idle after hcall tracing)
On 01/09/2012 11:46 AM, Alexander Graf wrote:
On 21.12.2011, at 02:34, Scott Wood wrote:
Chips such as e500mc that implement category E.HV in Power ISA 2.06
provide hardware virtualization features, including a new MSR mode for
guest state. The guest OS can perform many operations without
On 01/09/2012 06:24 AM, Prabhakar Kushwaha wrote:
@@ -215,12 +215,15 @@ static int is_blank(struct mtd_info *mtd, unsigned int
bufnum)
static int check_read_ecc(struct mtd_info *mtd, struct fsl_ifc_ctrl *ctrl,
u32 *eccstat, unsigned int bufnum)
{
+ struct
On 01/09/2012 06:24 AM, Prabhakar Kushwaha wrote:
1) OOB area should be updated irrespective of NAND page size. Earlier it was
updated only for 512byte NAND page.
2) During OOB update fbcr should be equal to OOB size.
Signed-off-by: Poonam Aggrwal poonam.aggr...@freescale.com
On Mon, Jan 09, 2012 at 11:38:15AM -0700, Stephen Warren wrote:
This hooks dtc into Kbuild's dependency system.
Thus, for example, make dtbs will rebuild tegra-harmony.dtb if only
tegra20.dtsi has changed yet tegra-harmony.dts has not. The previous
lack of this feature recently caused me to
On 10.01.2012, at 01:51, Scott Wood wrote:
On 01/09/2012 11:46 AM, Alexander Graf wrote:
On 21.12.2011, at 02:34, Scott Wood wrote:
Chips such as e500mc that implement category E.HV in Power ISA 2.06
provide hardware virtualization features, including a new MSR mode for
guest state.
On 01/09/2012 02:37 AM, b29...@freescale.com wrote:
+/include/ p1024rdb.dtsi
+/include/ fsl/p1020si-post.dtsi
Is p1024 100% software-compatible with p1020?
They have different manuals...
-Scott
P1020rdb has vitesse-7385 switch.
fsl/p1020si-post.dtsi can be used for both boards.
在 2012-01-09Mon的 14:54 -0600,Scott Wood写道:
On 01/09/2012 12:53 AM, Xu Jiucheng wrote:
+ nand@1,0 {
+ #address-cells = 1;
+ #size-cells = 1;
+ compatible = fsl,p1020-fcm-nand,
+fsl,elbc-fcm-nand;
s/p1020/p1021/
-Scott
Ok.
I'm sorry, please ignore this email.
Thanks Best Regards
Jiucheng
在 2012-01-09Mon的 14:53 +0800,Xu Jiucheng写道:
P1021RDB-PC Overview
-
1Gbyte DDR3 (on board DDR)
16Mbyte NOR flash
32Mbyte eSLC NAND Flash
256 Kbit M24256 I2C EEPROM
128 Mbit SPI Flash memory
Real-time clock
I'm sorry, please ignore this email.
Thanks Best Regards
Jiucheng
在 2012-01-09Mon的 14:53 +0800,Xu Jiucheng写道:
Signed-off-by: Xu Jiucheng b37...@freescale.com
---
arch/powerpc/platforms/85xx/mpc85xx_rdb.c | 25 +
1 files changed, 25 insertions(+), 0 deletions(-)
Hi Kumar,
Do you have any idea on this series of patches?
Looking forward to your answer.
Thanks.
--Jia Hongtao.
-Original Message-
From: Jia Hongtao-B38951
Sent: Wednesday, December 21, 2011 3:11 PM
To: linuxppc-dev@lists.ozlabs.org
Cc: Li Yang-R58472; Gala Kumar-B11780; Jia
45 matches
Mail list logo