On 01/09/2012 09:29 PM, Scott Wood wrote:
Best to include their signoffs, if possible.
These patches are based in part on a bunch of different patches from
these people (for which I did receive signoffs). I was reluctant to put
their signoff directly on the new patches, since I didn't
Hello,
To help everyone in testing and adapting our patches for his hardware
platform I've rebased our patches onto the latest v3.2 Linux kernel and
prepared a few GIT branches in our public repository. These branches
contain our memory management related patches posted in the following
threads:
On Fri, 2012-01-06 at 16:48 -0800, Doug Anderson wrote:
I know this is a long-dead thread, but I was a little curious about
the motivation here.
Hi ! Sorry, I planned to reply earlier and then forgot about it...
I'm looking at trying to support CONFIG_CMDLINE_EXTEND (an ARM
Kconfig) in this
Tiejun Chen wrote:
Changes from V1:
* use memcpy simply to withdraw copy_exc_stack
* add !(regs-msr MSR_PR)) and
WARN_ON(test_thread_flag(TIF_EMULATE_STACK_STORE));
to make sure we're in goot path.
* move this migration process inside 'restore'
* clear TIF flag atomically
Ben,
Hi,
The fdt_fixup_ethernet() is not supported in the older version of u-boot. So
how to go about it in u-boot 1.3.0 version.
Regards,
Smitha
Please do not print this email unless it is absolutely necessary.
The information contained in this electronic message and any attachments to
this
smitha.va...@wipro.com wrote on 2012/01/10 10:37:14:
Hi,
The fdt_fixup_ethernet() is not supported in the older version of u-boot. So
how to go about it in u-boot 1.3.0 version.
Upgrade or find out how its done in your older version, I have no idea.
The PSC913x PWM with the following features:
* 12-bit prescaler for division of clock
* Active-high or active-low configured output
* Interrupts at compare and roll-over
* Programmable pulse width (duty cycle) and interval (period cycle)
A sysfs interface is provided to control the PWM
Plugs into the generic powerpc clock driver in
arch/powerpc/kernel/clock.c
The following subset of clk_interface is implemented:
clk_get: get clock via name
clk_put: stubbed
clk_enable: enable clock
clk_disable: disable clock
clk_get_rate: get clock rate in Hz
This document is created for freescale PWM node in dts file. In addition,
it explicates the properties and gives example about PWM node.
Signed-off-by: Chunhe Lan chunhe@freescale.com
---
.../devicetree/bindings/powerpc/fsl/pwm.txt| 27
1 files changed, 27
Change kernel configuration as per following to fix this warning.
Disable Kernel Options - Support for enabling/disabling CPUs
Disable Kernel Options - Distribute interrupts on all CPUs by default
Regards,
Farrukh Arshad
From: Arshad, Farrukh
Sent: Friday, December 23, 2011 11:18 AM
To:
On 01/09/2012 09:45 PM, Tang Yuantian-B29983 wrote:
On 01/09/2012 02:37 AM, b29...@freescale.com wrote:
+/include/ p1024rdb.dtsi
+/include/ fsl/p1020si-post.dtsi
Is p1024 100% software-compatible with p1020?
They have different manuals...
-Scott
P1020rdb has vitesse-7385 switch.
I'm
On 01/10/2012 02:43 AM, Arshad, Farrukh wrote:
Change kernel configuration as per following to fix this warning.
Disable Kernel Options - Support for enabling/disabling CPUs
Disable Kernel Options - Distribute interrupts on all CPUs by default
Regards,
Farrukh Arshad
Dear smitha.va...@wipro.com,
In message 40631e9a2581f14ba60888c87a76a1fe01d...@hyd-mkd-mbx4.wipro.com you
wrote:
The fdt_fixup_ethernet() is not supported in the older version of u-boot. So
how to go about it in u-boot 1.3.0 version.
U-Boot v1.3.0 is more than 4 years old.
Update, or
On 01/09/2012 09:11 PM, Alexander Graf wrote:
On 10.01.2012, at 01:51, Scott Wood wrote:
On 01/09/2012 11:46 AM, Alexander Graf wrote:
On 21.12.2011, at 02:34, Scott Wood wrote:
+ /* For debugging, encode the failing instruction and
+ * report it to userspace. */
+
On 01/10/2012 02:37 AM, Avi Kivity wrote:
On 01/09/2012 09:29 PM, Scott Wood wrote:
Best to include their signoffs, if possible.
These patches are based in part on a bunch of different patches from
these people (for which I did receive signoffs). I was reluctant to put
their signoff
On 10.01.2012, at 23:03, Scott Wood wrote:
On 01/09/2012 09:11 PM, Alexander Graf wrote:
On 10.01.2012, at 01:51, Scott Wood wrote:
On 01/09/2012 11:46 AM, Alexander Graf wrote:
On 21.12.2011, at 02:34, Scott Wood wrote:
+ /* For debugging, encode the failing instruction and
+
On Tue, 2012-01-10 at 17:15 +0800, tiejun.chen wrote:
Tiejun Chen wrote:
Changes from V1:
* use memcpy simply to withdraw copy_exc_stack
* add !(regs-msr MSR_PR)) and
WARN_ON(test_thread_flag(TIF_EMULATE_STACK_STORE));
to make sure we're in goot path.
* move this migration
We just replaced the pseries platform idle loops with a cpuidle backend,
however that means that you won't get any power saving and won't return
any unused idle time to the hypervisor unless cpuidle is enabled.
Thus is should default to y when pseries is enabled. I prefer that to
a select so we
P1020rdb has vitesse-7385 switch.
I'm talking about the SoC, not the board.
fsl/p1020si-post.dtsi can be used for both boards.
What are you basing this on? Has someone looked over both manuals in
detail and concluded that every device described is 100% compatible?
I ported this
Hi,
I am using 2.6.21 linux kernel with this bootloader.
The ethernet driver in the kernel reads the mac address from the .dtb file.
Regards,
Smitha
Please do not print this email unless it is absolutely necessary.
The information contained in this electronic message and any attachments to
On Tue, Jan 10, 2012 at 5:05 PM, Benjamin Herrenschmidt
b...@kernel.crashing.org wrote:
Linus, do you want to just pick that up or should I put it into powerpc.git
and ask you to pull ? I will have 2 or 3 other fixes there later today,
but I wanted to make sure you were ok with the approach
On Tue, 2012-01-10 at 22:08 -0800, Linus Torvalds wrote:
On Tue, Jan 10, 2012 at 5:05 PM, Benjamin Herrenschmidt
b...@kernel.crashing.org wrote:
Linus, do you want to just pick that up or should I put it into powerpc.git
and ask you to pull ? I will have 2 or 3 other fixes there later
Does each dtb have the correct CPU number, both from the command line boot
cpu flag and in the CPU node?
Yes both CPUs have the correct CPU numbers and also both DTBs are build with
their respective -b flag.
Do both device trees have pic-no-reset in the mpic node?
Yes, both have
Hello Dan Williams,
Do you have any comment about this patch?
Thanks,
Forrest
-Original Message-
From: Shi Xuelin-B29237
Sent: 2011年12月27日 14:31
To: vinod.k...@intel.com; dan.j.willi...@intel.com;
linuxppc-dev@lists.ozlabs.org; linux-ker...@vger.kernel.org; Li Yang-R58472
Cc: Shi
Hello Iris,
As we discussed in the previous patch, I add one smp_mb() in fsl_tx_status.
In my testing with iozone, this smp_mb() could cause 1%~2% performance
degradation.
Anyway it is acceptable for me. Do you have any other comments?
Thanks,
Forrest
-Original Message-
From: Shi
25 matches
Mail list logo
