Signed-off-by: Jochen Friedrich <[EMAIL PROTECTED]>
---
Documentation/powerpc/booting-without-of.txt | 39 ++++++++++++++++++++++++++
1 files changed, 39 insertions(+), 0 deletions(-)
diff --git a/Documentation/powerpc/booting-without-of.txt
b/Documentation/powerpc/booting-without-of.txt
index 26d323f..5fe68ee 100644
--- a/Documentation/powerpc/booting-without-of.txt
+++ b/Documentation/powerpc/booting-without-of.txt
@@ -2174,6 +2174,45 @@ platforms are moved over to use the
flattened-device-tree model.
};
};
+ xi) GPIO
+
+ Every GPIO controller node must have #gpio-cells property defined,
+ this information will be used to translate gpio-specifiers.
+ On CPM1 devices, all ports are using slightly different register layouts.
+ Ports A, C and D are 16bit ports and Ports B and E are 32bit ports.
+ On CPM2 devices, all ports are 32bit ports and use a common register layout.
+
+ Properties:
+ - compatible : "fsl,cpm1-pario-bank-a", "fsl,cpm1-pario-bank-b",
+ "fsl,cpm1-pario-bank-c", "fsl,cpm1-pario-bank-d",
+ "fsl,cpm1-pario-bank-e", "fsl,cpm2-pario-bank"
+ - #gpio-cells : Should be two. The first cell is the pin number and the
+ second cell is used to specify optional paramters (currently unused).
+ - gpio-controller : Marks the port as GPIO controller.
+
+ Example of three SOC GPIO banks defined as gpio-controller nodes:
+
+ CPM1_PIO_A: [EMAIL PROTECTED] {
+ #gpio-cells = <2>;
+ compatible = "fsl,cpm1-pario-bank-a";
+ reg = <0x950 0x10>;
+ gpio-controller;
+ };
+
+ CPM1_PIO_B: [EMAIL PROTECTED] {
+ #gpio-cells = <2>;
+ compatible = "fsl,cpm1-pario-bank-b";
+ reg = <0xab8 0x10>;
+ gpio-controller;
+ };
+
+ CPM1_PIO_E: [EMAIL PROTECTED] {
+ #gpio-cells = <2>;
+ compatible = "fsl,cpm1-pario-bank-e";
+ reg = <0xac8 0x18>;
+ gpio-controller;
+ };
+
m) Chipselect/Local Bus
Properties:
--
1.5.6
_______________________________________________
Linuxppc-dev mailing list
Linuxppc-dev@ozlabs.org
https://ozlabs.org/mailman/listinfo/linuxppc-dev
