add qe node to t104xqds.dtsi

Signed-off-by: Zhao Qiang <qiang.z...@nxp.com>
---
 arch/powerpc/boot/dts/fsl/t104xqds.dtsi | 44 +++++++++++++++++++++++++++++++++
 1 file changed, 44 insertions(+)

diff --git a/arch/powerpc/boot/dts/fsl/t104xqds.dtsi 
b/arch/powerpc/boot/dts/fsl/t104xqds.dtsi
index 1498d1e..8ebd574 100644
--- a/arch/powerpc/boot/dts/fsl/t104xqds.dtsi
+++ b/arch/powerpc/boot/dts/fsl/t104xqds.dtsi
@@ -190,4 +190,48 @@
                                  0 0x00010000>;
                };
        };
+
+       qe: qe@ffe140000 {
+               ranges = <0x0 0xf 0xfe140000 0x40000>;
+               reg = <0xf 0xfe140000 0 0x480>;
+               brg-frequency = <0>;
+               bus-frequency = <0>;
+
+               si1: si@700 {
+                       #address-cells = <1>;
+                       #size-cells = <0>;
+                       compatible = "fsl,qe-si";
+                       reg = <0x700 0x80>;
+               };
+
+               siram1: siram@1000 {
+                       #address-cells = <1>;
+                       #size-cells = <1>;
+                       compatible = "fsl,qe-siram";
+                       reg = <0x1000 0x800>;
+               };
+
+               ucc_hdlc: ucc@2000 {
+                       compatible = "fsl,ucc_hdlc";
+                       rx-clock-name = "clk8";
+                       tx-clock-name = "clk9";
+                       fsl,rx-sync-clock = "rsync_pin";
+                       fsl,tx-sync-clock = "tsync_pin";
+                       fsl,tx-timeslot = <0xfffffffe>;
+                       fsl,rx-timeslot = <0xfffffffe>;
+                       fsl,tdm-framer-type = "e1";
+                       fsl,tdm-mode = "normal";
+                       fsl,tdm-id = <0>;
+                       fsl,siram-entry-id = <0>;
+                       fsl,tdm-interface;
+               };
+
+               ucc_serial: ucc@2200 {
+                       device_type = "serial";
+                       compatible = "ucc_uart";
+                       port-number = <1>;
+                       rx-clock-name = "brg2";
+                       tx-clock-name = "brg2";
+               };
+       };
 };
-- 
2.1.0.27.g96db324

_______________________________________________
Linuxppc-dev mailing list
Linuxppc-dev@lists.ozlabs.org
https://lists.ozlabs.org/listinfo/linuxppc-dev

Reply via email to