Ram Pai writes:
> On Wed, Jul 22, 2020 at 12:06:06PM +1000, Michael Ellerman wrote:
>> Ram Pai writes:
>> > An instruction accessing a mmio address, generates a HDSI fault. This
>> > fault is
>> > appropriately handled by the Hypervisor. However in the case of
>> > secureVMs, the
>> > fault
Ram Pai writes:
> On Wed, Jul 22, 2020 at 12:06:06PM +1000, Michael Ellerman wrote:
>> Ram Pai writes:
>> > An instruction accessing a mmio address, generates a HDSI fault. This
>> > fault is
>> > appropriately handled by the Hypervisor. However in the case of
>> > secureVMs, the
>> > fault
On Wed, Jul 22, 2020 at 12:06:06PM +1000, Michael Ellerman wrote:
> Ram Pai writes:
> > An instruction accessing a mmio address, generates a HDSI fault. This
> > fault is
> > appropriately handled by the Hypervisor. However in the case of secureVMs,
> > the
> > fault is delivered to the
On Wed, Jul 22, 2020 at 12:42:05AM -0700, Ram Pai wrote:
> On Wed, Jul 22, 2020 at 03:02:32PM +1000, Paul Mackerras wrote:
> > On Thu, Jul 16, 2020 at 01:32:13AM -0700, Ram Pai wrote:
> > > An instruction accessing a mmio address, generates a HDSI fault. This
> > > fault is
> > > appropriately
On Wed, Jul 22, 2020 at 03:02:32PM +1000, Paul Mackerras wrote:
> On Thu, Jul 16, 2020 at 01:32:13AM -0700, Ram Pai wrote:
> > An instruction accessing a mmio address, generates a HDSI fault. This
> > fault is
> > appropriately handled by the Hypervisor. However in the case of secureVMs,
> >
On Thu, Jul 16, 2020 at 01:32:13AM -0700, Ram Pai wrote:
> An instruction accessing a mmio address, generates a HDSI fault. This fault
> is
> appropriately handled by the Hypervisor. However in the case of secureVMs,
> the
> fault is delivered to the ultravisor.
>
> Unfortunately the
On Wed, 2020-07-22 at 12:06 +1000, Michael Ellerman wrote:
> Ram Pai writes:
> > An instruction accessing a mmio address, generates a HDSI fault. This
> > fault is
> > appropriately handled by the Hypervisor. However in the case of secureVMs,
> > the
> > fault is delivered to the ultravisor.
Ram Pai writes:
> An instruction accessing a mmio address, generates a HDSI fault. This fault
> is
> appropriately handled by the Hypervisor. However in the case of secureVMs,
> the
> fault is delivered to the ultravisor.
>
> Unfortunately the Ultravisor has no correct-way to fetch the
Excerpts from Ram Pai's message of July 16, 2020 6:32 pm:
> An instruction accessing a mmio address, generates a HDSI fault. This fault
> is
> appropriately handled by the Hypervisor. However in the case of secureVMs,
> the
> fault is delivered to the ultravisor.
Why not a ucall if you're
Le 20/07/2020 à 22:24, Segher Boessenkool a écrit :
On Mon, Jul 20, 2020 at 03:10:41PM -0500, Segher Boessenkool wrote:
On Mon, Jul 20, 2020 at 11:39:56AM +0200, Laurent Dufour wrote:
Le 16/07/2020 à 10:32, Ram Pai a écrit :
+ if (is_secure_guest()) {
On Mon, Jul 20, 2020 at 03:10:41PM -0500, Segher Boessenkool wrote:
> On Mon, Jul 20, 2020 at 11:39:56AM +0200, Laurent Dufour wrote:
> > Le 16/07/2020 à 10:32, Ram Pai a écrit :
> > >+ if (is_secure_guest()) {\
> > >+ __asm__ __volatile__("mfsprg0
On Mon, Jul 20, 2020 at 11:39:56AM +0200, Laurent Dufour wrote:
> Le 16/07/2020 à 10:32, Ram Pai a écrit :
> >+if (is_secure_guest()) {\
> >+__asm__ __volatile__("mfsprg0 %3;" \
> >+"lnia %2;"
Le 16/07/2020 à 10:32, Ram Pai a écrit :
An instruction accessing a mmio address, generates a HDSI fault. This fault is
appropriately handled by the Hypervisor. However in the case of secureVMs, the
fault is delivered to the ultravisor.
Unfortunately the Ultravisor has no correct-way to fetch
13 matches
Mail list logo