Hi Eugene:
Does the TCP/IP Acceleration Hardware of 440GX have been supported in official
2.6 kernel?
How about the CPU utilization when you get 900+Mb/s? Since we want to do
something such as simple datas codec at the same time.
Regards,
Lonsn
On Wed, Feb 15, 2006 at 02:08:52PM +0800,
Hi,
I've been using a PCI device driver developed by a third party company.
It uses a scatter/gather DMA I/O to transfer data from the PCI device
into user memory. When using a buffer size of about 1 MB, the driver
achieves a transfer bandwidth of about 60 MB/s, on a 66 MHz, 32-bit
bus.
The
On Thu, Feb 16, 2006 at 05:51:20PM +1030, Phil Nitschke wrote:
Hi,
I've been using a PCI device driver developed by a third party company.
It uses a scatter/gather DMA I/O to transfer data from the PCI device
into user memory. When using a buffer size of about 1 MB, the driver
achieves a
On Fri, Feb 17, 2006 at 12:22:11AM +1030, Phil Nitschke wrote:
ES == Eugene Surovegin ebs at ebshome.net writes:
ES On Thu, Feb 16, 2006 at 05:51:20PM +1030, Phil Nitschke wrote:
Hi,
I've been using a PCI device driver developed by a third party
company. It uses a
On Thu, Feb 16, 2006 at 05:51:20PM +1030, Phil Nitschke wrote:
The problem is, that sometimes the data is corrupt (usually on the first
transfer). We've concluded that the problem is related to cache
coherency. The Artesyn 2.6.10 reference kernel (branched from the
kernel at penguinppc.org)
Phil,
If the third party DMA driver is not proprietary send it over and I'd be
happy to take a look at it for you. I have been working with an
(unfortunately proprietary) scatter/gather DMA driver which uses all 4
of the DMA channels on a PPC405gp and have had to fix several cache
coherency
If I use something like:
module_init(cpm_timer_init);
cpm_timer_init is not called when I load the module.
I have to call cpm_timer_init inside init_module() .
Bye,
Antonio.
I have bought a PE MICRO CABLEPPC (parallel bdm wiggler). Someone was
successful using it with Linux? Is there a driver for linux?
Bye,
Antonio.
On Fri, Feb 17, 2006 at 08:49:50AM +1030, Phil Nitschke wrote:
GB == Buhler, Greg greg.buhler at viasat.com writes:
GB Phil, If the third party DMA driver is not proprietary send it
GB over and I'd be happy to take a look at it for you.
I don't think I can, due to this in the code:
I managed to rescue an old EST8260 board from a life as a doorstop, and
after sticking u-boot on it, I was getting nothing but a silent death.
I eventually discovered it wouldn't boot because est8260.h had its own
personal copy of an ancient bd_info struct that doesn't match any U-boot
from this
Hi all,
I know MontaVista has commercial kernels for this feature.
I also know PPC405 doesn't implement cache coherency.
Anyhow, is there an open kernel that has SMP support for
PPC405 cores? Does anyone have a suggestions on getting
dual PPC405 cores to work under Linux other than having two
11 matches
Mail list logo