keith wrote:
Thanks!
https://github.com/llvm/llvm-project/pull/110701
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
tstellar wrote:
@keith I added this to the release milestone, so the release manager (@tru)
will merge this before the next release.
https://github.com/llvm/llvm-project/pull/110701
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.o
https://github.com/tstellar milestoned
https://github.com/llvm/llvm-project/pull/110701
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
@@ -62,6 +69,8 @@ define i32 @callee_float_in_regs(i32 %a, float %b) {
; ILP32E-FPELIM-SAVE-RESTORE-NEXT:mv a0, a1
; ILP32E-FPELIM-SAVE-RESTORE-NEXT:call __fixsfsi
; ILP32E-FPELIM-SAVE-RESTORE-NEXT:add a0, s0, a0
+; ILP32E-FPELIM-SAVE-RESTORE-NEXT:.cfi_restore r
github-actions[bot] wrote:
:warning: C/C++ code formatter, clang-format found issues in your code.
:warning:
You can test this locally with the following command:
``bash
git-clang-format --diff ac123f934ecb8cc840f6ad33739a03c64ac351ca
e6f1c940894489859e75b944978d42fcdffdec8e --e
Author: Chao Chen
Date: 2024-10-02T10:44:00-05:00
New Revision: bdbe9f3fcc6e201eb2ec0340a80e6fd0fea8265a
URL:
https://github.com/llvm/llvm-project/commit/bdbe9f3fcc6e201eb2ec0340a80e6fd0fea8265a
DIFF:
https://github.com/llvm/llvm-project/commit/bdbe9f3fcc6e201eb2ec0340a80e6fd0fea8265a.diff
LOG
keith wrote:
Is the process for this that you will merge it at some point? Mainly wondering
if I need to keep following it to make sure it makes it for the next one
https://github.com/llvm/llvm-project/pull/110701
___
llvm-branch-commits mailing list
@@ -4386,34 +4386,54 @@ void SelectionDAGBuilder::visitGetElementPtr(const User
&I) {
// it.
IdxN = DAG.getSExtOrTrunc(IdxN, dl, N.getValueType());
+ SDNodeFlags ScaleFlags;
+ // The multiplication of an index by the type size does not wrap the
+ //
@@ -62,6 +69,8 @@ define i32 @callee_float_in_regs(i32 %a, float %b) {
; ILP32E-FPELIM-SAVE-RESTORE-NEXT:mv a0, a1
; ILP32E-FPELIM-SAVE-RESTORE-NEXT:call __fixsfsi
; ILP32E-FPELIM-SAVE-RESTORE-NEXT:add a0, s0, a0
+; ILP32E-FPELIM-SAVE-RESTORE-NEXT:.cfi_restore r
ldionne wrote:
Impact: basically none, this adds test coverage we should always have had.
https://github.com/llvm/llvm-project/pull/110838
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/li
https://github.com/ldionne approved this pull request.
https://github.com/llvm/llvm-project/pull/110838
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
llvmbot wrote:
@llvm/pr-subscribers-libcxx
Author: None (llvmbot)
Changes
Backport b45661953e6974782b0ccada6f0784db04bc693f
Requested by: @ldionne
---
Full diff: https://github.com/llvm/llvm-project/pull/110838.diff
1 Files Affected:
- (renamed)
libcxx/test/std/atomics/atomics.lockfr
@@ -4386,34 +4386,59 @@ void SelectionDAGBuilder::visitGetElementPtr(const User
&I) {
// it.
IdxN = DAG.getSExtOrTrunc(IdxN, dl, N.getValueType());
+ SDNodeFlags ScaleFlags;
+ // The multiplication of an index by the type size does not wrap the
+ //
llvmbot wrote:
@llvm/pr-subscribers-llvm-selectiondag
Author: Matt Arsenault (arsenm)
Changes
This was using the default address space instead of the correct one.
Fixes #56055
Keep old method around for ABI compatibility on the release branch.
(cherry picked from commit 81ba95cefe1b5a12
llvmbot wrote:
@llvm/pr-subscribers-backend-x86
Author: Matt Arsenault (arsenm)
Changes
This was using the default address space instead of the correct one.
Fixes #56055
Keep old method around for ABI compatibility on the release branch.
(cherry picked from commit 81ba95cefe1b5a12f0a7d8
https://github.com/arsenm edited
https://github.com/llvm/llvm-project/pull/110827
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/arsenm closed
https://github.com/llvm/llvm-project/pull/110490
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
arsenm wrote:
New version in #110827
https://github.com/llvm/llvm-project/pull/110490
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/arsenm created
https://github.com/llvm/llvm-project/pull/110827
This was using the default address space instead of the correct one.
Fixes #56055
Keep old method around for ABI compatibility on the release branch.
(cherry picked from commit 81ba95cefe1b5a12f0a7d8e6a383bcce9
https://github.com/arsenm milestoned
https://github.com/llvm/llvm-project/pull/110827
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
@@ -4386,34 +4386,59 @@ void SelectionDAGBuilder::visitGetElementPtr(const User
&I) {
// it.
IdxN = DAG.getSExtOrTrunc(IdxN, dl, N.getValueType());
+ SDNodeFlags ScaleFlags;
+ // The multiplication of an index by the type size does not wrap the
+ //
https://github.com/Pierre-vh approved this pull request.
https://github.com/llvm/llvm-project/pull/109410
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
@@ -4386,34 +4386,59 @@ void SelectionDAGBuilder::visitGetElementPtr(const User
&I) {
// it.
IdxN = DAG.getSExtOrTrunc(IdxN, dl, N.getValueType());
+ SDNodeFlags ScaleFlags;
+ // The multiplication of an index by the type size does not wrap the
+ //
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/110815
>From 56474dac206d8592229cb56e1f12b543ec97 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Wed, 2 Oct 2024 11:20:23 +0400
Subject: [PATCH 1/2] DAG: Preserve more flags when expanding gep
This allows sele
@@ -4386,34 +4386,59 @@ void SelectionDAGBuilder::visitGetElementPtr(const User
&I) {
// it.
IdxN = DAG.getSExtOrTrunc(IdxN, dl, N.getValueType());
+ SDNodeFlags ScaleFlags;
+ // The multiplication of an index by the type size does not wrap the
+ //
@@ -4386,34 +4386,59 @@ void SelectionDAGBuilder::visitGetElementPtr(const User
&I) {
// it.
IdxN = DAG.getSExtOrTrunc(IdxN, dl, N.getValueType());
+ SDNodeFlags ScaleFlags;
+ // The multiplication of an index by the type size does not wrap the
+ //
https://github.com/arsenm ready_for_review
https://github.com/llvm/llvm-project/pull/110815
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
llvmbot wrote:
@llvm/pr-subscribers-llvm-selectiondag
Author: Matt Arsenault (arsenm)
Changes
This allows selecting the addressing mode for stack instructions
in cases where we need to prove the sign bit is zero.
---
Full diff: https://github.com/llvm/llvm-project/pull/110815.diff
3 Fil
arsenm wrote:
> [!WARNING]
> This pull request is not mergeable via GitHub because a downstack PR is
> open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/110815?utm_source=stack-comment-downstack-mergeability-warning";
https://github.com/arsenm created
https://github.com/llvm/llvm-project/pull/110815
This allows selecting the addressing mode for stack instructions
in cases where we need to prove the sign bit is zero.
>From 56474dac206d8592229cb56e1f12b543ec97 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
dlav-sc wrote:
@topperc @michaelmaitland FYI
https://github.com/llvm/llvm-project/pull/110813
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
llvmbot wrote:
@llvm/pr-subscribers-backend-risc-v
Author: None (dlav-sc)
Changes
RISCVPushPopOptimizer pass didn't suggest that CFI instructions can be inserted
between cm.pop and ret and couldn't apply optimization in these cases. The
patch fix it and allows the pass to remove CFI inst
@@ -43,7 +43,7 @@ define i64 @test_flat_atomicrmw_sub_0_i64_agent(ptr %ptr) {
; ALL: [[ATOMICRMW_PRIVATE]]:
; ALL-NEXT:[[TMP1:%.*]] = addrspacecast ptr [[PTR]] to ptr addrspace(5)
; ALL-NEXT:[[LOADED_PRIVATE:%.*]] = load i64, ptr addrspace(5) [[TMP1]],
align 8
-;
@@ -43,7 +43,7 @@ define i64 @test_flat_atomicrmw_sub_0_i64_agent(ptr %ptr) {
; ALL: [[ATOMICRMW_PRIVATE]]:
; ALL-NEXT:[[TMP1:%.*]] = addrspacecast ptr [[PTR]] to ptr addrspace(5)
; ALL-NEXT:[[LOADED_PRIVATE:%.*]] = load i64, ptr addrspace(5) [[TMP1]],
align 8
-;
dlav-sc wrote:
@topperc @kito-cheng FYI
https://github.com/llvm/llvm-project/pull/110810
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
atrosinenko wrote:
Updated the commit message: removed the paragraph about dropping one `mov`
instruction from the non-trapping variant of check. That was my initial idea to
make non-hint `xpac(i|d)` operate on the tested register itself (just like
`xpaclri` does), but it was removed from the
llvmbot wrote:
@llvm/pr-subscribers-debuginfo
Author: None (dlav-sc)
Changes
This patch adds CFI instructions in a function epilogue, that allows lldb to
obtain a valid backtrace at the end of functions.
---
Patch is 1004.05 KiB, truncated to 20.00 KiB below, full version:
https://gith
llvmbot wrote:
@llvm/pr-subscribers-backend-risc-v
Author: None (dlav-sc)
Changes
This patch adds CFI instructions in a function epilogue, that allows lldb to
obtain a valid backtrace at the end of functions.
---
Patch is 1004.05 KiB, truncated to 20.00 KiB below, full version:
https:/
https://github.com/atrosinenko edited
https://github.com/llvm/llvm-project/pull/110705
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/atrosinenko updated
https://github.com/llvm/llvm-project/pull/110705
>From 089cc13bbd2cac76a2d3fc0b2f72b0bccda5b188 Mon Sep 17 00:00:00 2001
From: Anatoly Trosinenko
Date: Mon, 23 Sep 2024 19:51:55 +0300
Subject: [PATCH] [AArch64][PAC] Move emission of LR checks in tail calls
40 matches
Mail list logo
