[llvm-branch-commits] [clang] release/18.x: [clang][fat-lto-objects] Make module flags match non-FatLTO pipelines (#83159) (PR #84290)

2024-03-07 Thread via llvm-branch-commits
llvmbot wrote: @teresajohnson What do you think about merging this PR to the release branch? https://github.com/llvm/llvm-project/pull/84290 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/

[llvm-branch-commits] [clang] release/18.x: [clang][fat-lto-objects] Make module flags match non-FatLTO pipelines (#83159) (PR #84290)

2024-03-07 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-clang @llvm/pr-subscribers-clang-codegen Author: None (llvmbot) Changes Backport 7d8b50aaab8e0f935e3cb1f3f397e98b9e3ee241 Requested by: @stsp --- Full diff: https://github.com/llvm/llvm-project/pull/84290.diff 2 Files Affected: - (modified) clang/li

[llvm-branch-commits] [libc] f3ca656 - Revert "[libc] Remove UB specializations of type traits for `BigInt` (#84035)"

2024-03-07 Thread via llvm-branch-commits
Author: Guillaume Chatelet Date: 2024-03-07T11:05:26+01:00 New Revision: f3ca6565d507bdcd9db5a363d627f6b69cb6f277 URL: https://github.com/llvm/llvm-project/commit/f3ca6565d507bdcd9db5a363d627f6b69cb6f277 DIFF: https://github.com/llvm/llvm-project/commit/f3ca6565d507bdcd9db5a363d627f6b69cb6f277.

[llvm-branch-commits] [llvm] Backport PR83993 to 18.x (PR #84298)

2024-03-07 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-llvm-analysis Author: Yingwei Zheng (dtcxzyw) Changes Backport #83993 It is an alternative to #84021. --- Full diff: https://github.com/llvm/llvm-project/pull/84298.diff 5 Files Affected: - (modified) llvm/include/llvm/Analysis/VectorUtils.h (+5)

[llvm-branch-commits] [clang] c4eae28 - Revert "[dataflow][nfc] Fix u8 string usage with c++20 (#84291)"

2024-03-07 Thread via llvm-branch-commits
Author: martinboehme Date: 2024-03-07T11:48:25+01:00 New Revision: c4eae28f1eb14bb8a588d866aa561d676c6bdd67 URL: https://github.com/llvm/llvm-project/commit/c4eae28f1eb14bb8a588d866aa561d676c6bdd67 DIFF: https://github.com/llvm/llvm-project/commit/c4eae28f1eb14bb8a588d866aa561d676c6bdd67.diff

[llvm-branch-commits] [flang] [llvm] [mlir] [flang][OpenMP][OMPIRBuilder][mlir] Optionally pass reduction vars by ref (PR #84304)

2024-03-07 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-flang-fir-hlfir Author: Tom Eccles (tblah) Changes Previously reduction variables were always passed by value into and out of the initialization and combiner regions of the OpenMP reduction declare operation. This worked well for reductions of primitiv

[llvm-branch-commits] [flang] [llvm] [mlir] [flang][OpenMP][OMPIRBuilder][mlir] Optionally pass reduction vars by ref (PR #84304)

2024-03-07 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-mlir Author: Tom Eccles (tblah) Changes Previously reduction variables were always passed by value into and out of the initialization and combiner regions of the OpenMP reduction declare operation. This worked well for reductions of primitive types (an

[llvm-branch-commits] [flang] [flang][TBAABuilder] not all loads and stores are inside of functions (PR #84305)

2024-03-07 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-flang-fir-hlfir Author: Tom Eccles (tblah) Changes TBAA builder assumed that all loads/stores are inside of functions and hit an assertion once it found loads and stores inside of an omp::ReductionDeclareOp. For now just don't add TBAA tags to those lo

[llvm-branch-commits] [llvm] release/18.x: Convert many LivePhysRegs uses to LiveRegUnits (PR #84118)

2024-03-07 Thread via llvm-branch-commits
https://github.com/AtariDreams updated https://github.com/llvm/llvm-project/pull/84118 >From 05ec7ace33927a07cff7613399bc927b6640578d Mon Sep 17 00:00:00 2001 From: Rose Date: Tue, 5 Mar 2024 17:35:23 -0500 Subject: [PATCH] release/18.x: Convert many LivePhysRegs uses to LiveRegUnits This only

[llvm-branch-commits] [llvm] release/18.x: Convert many LivePhysRegs uses to LiveRegUnits (PR #84118)

2024-03-07 Thread via llvm-branch-commits
https://github.com/AtariDreams updated https://github.com/llvm/llvm-project/pull/84118 >From 8c818b75ee02b4e9759b2e6c9aadac9b3fd356d6 Mon Sep 17 00:00:00 2001 From: Rose Date: Tue, 5 Mar 2024 17:35:23 -0500 Subject: [PATCH] release/18.x: Convert many LivePhysRegs uses to LiveRegUnits This only

[llvm-branch-commits] [llvm] release/18.x: Convert many LivePhysRegs uses to LiveRegUnits (PR #84118)

2024-03-07 Thread via llvm-branch-commits
https://github.com/AtariDreams updated https://github.com/llvm/llvm-project/pull/84118 >From 37cf3fd905abce4fa5f69fd3d92303af38bcd299 Mon Sep 17 00:00:00 2001 From: Rose Date: Tue, 5 Mar 2024 17:35:23 -0500 Subject: [PATCH] release/18.x: Convert many LivePhysRegs uses to LiveRegUnits This only

[llvm-branch-commits] [llvm] release/18.x: Convert many LivePhysRegs uses to LiveRegUnits (PR #84118)

2024-03-07 Thread via llvm-branch-commits
https://github.com/AtariDreams updated https://github.com/llvm/llvm-project/pull/84118 >From 9adec28584b421aa4dad3a4af8e2d077ac76301c Mon Sep 17 00:00:00 2001 From: Rose Date: Tue, 5 Mar 2024 17:35:23 -0500 Subject: [PATCH] release/18.x: Convert many LivePhysRegs uses to LiveRegUnits This only

[llvm-branch-commits] [llvm] release/18.x: Convert many LivePhysRegs uses to LiveRegUnits (PR #84118)

2024-03-07 Thread via llvm-branch-commits
https://github.com/AtariDreams closed https://github.com/llvm/llvm-project/pull/84118 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [libcxx] release/18.x: [libc++] Enable availability based on the compiler instead of __has_extension (#84065) (PR #84374)

2024-03-07 Thread via llvm-branch-commits
https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/84374 Backport 292a28df6c55679fad0589dea35278a8c66b2ae1 Requested by: @ldionne >From 68fc36a1e40b498c6103cbec0f5614bfce0fa3e7 Mon Sep 17 00:00:00 2001 From: Louis Dionne Date: Thu, 7 Mar 2024 15:12:21 -0500 Subject:

[llvm-branch-commits] [libcxx] release/18.x: [libc++] Enable availability based on the compiler instead of __has_extension (#84065) (PR #84374)

2024-03-07 Thread via llvm-branch-commits
https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/84374 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [libcxx] release/18.x: [libc++] Enable availability based on the compiler instead of __has_extension (#84065) (PR #84374)

2024-03-07 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-libcxx Author: None (llvmbot) Changes Backport 292a28df6c55679fad0589dea35278a8c66b2ae1 Requested by: @ldionne --- Full diff: https://github.com/llvm/llvm-project/pull/84374.diff 2 Files Affected: - (modified) libcxx/include/__availability (+3-4) -

[llvm-branch-commits] [flang] [flang][CodeGen] Fix use-after-free in BoxedProcedurePass (PR #84376)

2024-03-07 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-flang-codegen Author: Krzysztof Parzyszek (kparzysz) Changes Replacing an element of an operation range while traversing the range can make the range invalid. Store the operations in a separate list, and traverse the list instead. Additionally, avoid i

[llvm-branch-commits] [llvm] b67fec3 - Revert "[Orc] Add NotifyCreated callback for LLJITBuilder (#84175)"

2024-03-07 Thread via llvm-branch-commits
Author: Mehdi Amini Date: 2024-03-07T15:15:56-08:00 New Revision: b67fec3d6f1f1c87cd3d8037701d4681b96bfd85 URL: https://github.com/llvm/llvm-project/commit/b67fec3d6f1f1c87cd3d8037701d4681b96bfd85 DIFF: https://github.com/llvm/llvm-project/commit/b67fec3d6f1f1c87cd3d8037701d4681b96bfd85.diff L

[llvm-branch-commits] [NFC] [hwasan] also be more consistent when getting pointer types (PR #84399)

2024-03-07 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-llvm-transforms Author: Florian Mayer (fmayer) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/84399.diff 1 Files Affected: - (modified) llvm/lib/Transforms/Instrumentation/HWAddressSanitizer.cpp (+2-6) ``diff diff --git

[llvm-branch-commits] [NFC] [hwasan] factor get[PC|FP] out of HWASan class (PR #84404)

2024-03-07 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-compiler-rt-sanitizer Author: Florian Mayer (fmayer) Changes Also be consistent about naming SP / FP. This is to prepare for stack history buffer for memtag-stack --- Full diff: https://github.com/llvm/llvm-project/pull/84404.diff 3 Files Affected:

[llvm-branch-commits] [llvm] release/18.x: [X86] Resolve FIXME: Enable PC relative calls on Windows (PR #84185)

2024-03-07 Thread via llvm-branch-commits
https://github.com/AtariDreams closed https://github.com/llvm/llvm-project/pull/84185 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [clang-tools-extra] [clangd] Add clangd 18 release notes (PR #84436)

2024-03-07 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-clang-tools-extra Author: Nathan Ridge (HighCommander4) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/84436.diff 1 Files Affected: - (modified) clang-tools-extra/docs/ReleaseNotes.rst (+31-2) ``diff diff --git a/clang-t

[llvm-branch-commits] [RISCV] Pass LMUL to copyPhysRegVector (PR #84448)

2024-03-08 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-backend-risc-v Author: Wang Pengcheng (wangpc-pp) Changes The opcode will be determined by LMUL. --- Full diff: https://github.com/llvm/llvm-project/pull/84448.diff 2 Files Affected: - (modified) llvm/lib/Target/RISCV/RISCVInstrInfo.cpp (+26-26) -

[llvm-branch-commits] [flang] [flang][CodeGen] Fix use-after-free in BoxedProcedurePass (PR #84376)

2024-03-08 Thread via llvm-branch-commits
https://github.com/jeanPerier commented: Thanks for identifying the issue https://github.com/llvm/llvm-project/pull/84376 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branc

[llvm-branch-commits] [flang] [flang][CodeGen] Fix use-after-free in BoxedProcedurePass (PR #84376)

2024-03-08 Thread via llvm-branch-commits
@@ -208,7 +208,12 @@ class BoxedProcedurePass mlir::IRRewriter rewriter(context); BoxprocTypeRewriter typeConverter(mlir::UnknownLoc::get(context)); mlir::Dialect *firDialect = context->getLoadedDialect("fir"); - getModule().walk([&](mlir::Operation *op)

[llvm-branch-commits] [flang] [flang][CodeGen] Fix use-after-free in BoxedProcedurePass (PR #84376)

2024-03-08 Thread via llvm-branch-commits
https://github.com/jeanPerier edited https://github.com/llvm/llvm-project/pull/84376 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [RISCV][NFC] Refactor copyPhysRegVector (PR #84455)

2024-03-08 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-backend-risc-v Author: Wang Pengcheng (wangpc-pp) Changes Reduce some duplications and make it easy to follow. We can optimize segment copies later. --- Full diff: https://github.com/llvm/llvm-project/pull/84455.diff 1 Files Affected: - (modified)

[llvm-branch-commits] [llvm] release 18.x: [ARM] Switch to LiveRegUnits to fix r7 register allocation bug (PR #84475)

2024-03-08 Thread via llvm-branch-commits
https://github.com/AtariDreams created https://github.com/llvm/llvm-project/pull/84475 This fixes a register allocation bug, because while r7 was marked as allowed to be used, LivePhysRegs always reported it as unavailable because it is reserved, despite this being an exception to the rule. >

[llvm-branch-commits] [llvm] release/18.x: [ARM] Switch to LiveRegUnits to fix r7 register allocation bug (PR #84475)

2024-03-08 Thread via llvm-branch-commits
https://github.com/AtariDreams edited https://github.com/llvm/llvm-project/pull/84475 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] release/18.x: [ARM] Switch to LiveRegUnits to fix r7 register allocation bug (PR #84475)

2024-03-08 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-backend-arm Author: AtariDreams (AtariDreams) Changes This fixes a register allocation bug, because while r7 was marked as allowed to be used, LivePhysRegs always reported it as unavailable because it is reserved, despite this being an exception to the

[llvm-branch-commits] [llvm] release/18.x: [X86] Add missing subvector_subreg_lowering for BF16 (#83720) (PR #84491)

2024-03-08 Thread via llvm-branch-commits
https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/84491 Backport ff72c83b017b Requested by: @johnplatts >From d7a7ea38a011646ad9dc18f9c045e66df7296c39 Mon Sep 17 00:00:00 2001 From: Phoebe Wang Date: Mon, 4 Mar 2024 10:15:43 +0800 Subject: [PATCH] [X86] Add missing

[llvm-branch-commits] [llvm] release/18.x: [X86] Add missing subvector_subreg_lowering for BF16 (#83720) (PR #84491)

2024-03-08 Thread via llvm-branch-commits
https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/84491 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] release/18.x: [X86] Add missing subvector_subreg_lowering for BF16 (#83720) (PR #84491)

2024-03-08 Thread via llvm-branch-commits
llvmbot wrote: @FreddyLeaf What do you think about merging this PR to the release branch? https://github.com/llvm/llvm-project/pull/84491 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/lis

[llvm-branch-commits] [llvm] release/18.x: [X86] Add missing subvector_subreg_lowering for BF16 (#83720) (PR #84491)

2024-03-08 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-backend-x86 Author: None (llvmbot) Changes Backport ff72c83b017b Requested by: @johnplatts --- Full diff: https://github.com/llvm/llvm-project/pull/84491.diff 3 Files Affected: - (modified) llvm/lib/Target/X86/X86InstrVecCompiler.td (+3) - (modifie

[llvm-branch-commits] [llvm] release/18.x: [X86] Add missing subvector_subreg_lowering for BF16 (#83720) (PR #84491)

2024-03-08 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/84491 >From 54e01706d1764b689c8eb1ed4b173cca26b5f9ed Mon Sep 17 00:00:00 2001 From: Phoebe Wang Date: Mon, 4 Mar 2024 10:15:43 +0800 Subject: [PATCH] [X86] Add missing subvector_subreg_lowering for BF16 (#83720) Fixes

[llvm-branch-commits] [llvm] 9db26e9 - Revert "[IR] Add new Range attribute using new ConstantRange Attribute type (…"

2024-03-08 Thread via llvm-branch-commits
Author: Florian Mayer Date: 2024-03-08T11:34:52-08:00 New Revision: 9db26e987297a6406adb5e0c80a6c2a93c59ade6 URL: https://github.com/llvm/llvm-project/commit/9db26e987297a6406adb5e0c80a6c2a93c59ade6 DIFF: https://github.com/llvm/llvm-project/commit/9db26e987297a6406adb5e0c80a6c2a93c59ade6.diff

[llvm-branch-commits] [clang] [lld] [llvm] SystemZ release notes for 18.x. (PR #84560)

2024-03-08 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-lld Author: Jonas Paulsson (JonPsson1) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/84560.diff 3 Files Affected: - (modified) clang/docs/ReleaseNotes.rst (+5) - (modified) lld/docs/ReleaseNotes.rst (+6) - (modified) llvm/docs/R

[llvm-branch-commits] [llvm] release/18.x: [Mips] Fix missing sign extension in expansion of sub-word atomic max (#77072) (PR #84566)

2024-03-08 Thread via llvm-branch-commits
https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/84566 Backport 755b439694432d4f68e20e979b479cbc30602bb1 Requested by: @brad0 >From 86b5745e27533404e61912f0233ab38307174025 Mon Sep 17 00:00:00 2001 From: yingopq <[email protected]> Date: Sat

[llvm-branch-commits] [llvm] release/18.x: [Mips] Fix missing sign extension in expansion of sub-word atomic max (#77072) (PR #84566)

2024-03-08 Thread via llvm-branch-commits
https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/84566 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] release/18.x: [Mips] Fix missing sign extension in expansion of sub-word atomic max (#77072) (PR #84566)

2024-03-08 Thread via llvm-branch-commits
llvmbot wrote: @topperc What do you think about merging this PR to the release branch? https://github.com/llvm/llvm-project/pull/84566 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listin

[llvm-branch-commits] [lld] [llvm] Backport fixes for ARM64EC import libraries (PR #84590)

2024-03-08 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-backend-aarch64 Author: Daniel Paoliello (dpaoliello) Changes Backports fixes to be able to generate import libraries for ARM64EC: * ; * ; *

[llvm-branch-commits] [lld] [llvm] Backport fixes for ARM64EC import libraries (PR #84590)

2024-03-08 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-llvm-binary-utilities Author: Daniel Paoliello (dpaoliello) Changes Backports fixes to be able to generate import libraries for ARM64EC: * ; * ; *

[llvm-branch-commits] [llvm][lld][RISCV] Support x3_reg_usage (PR #84598)

2024-03-08 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-mc Author: Paul Kirth (ilovepi) Changes This patch adds basic support for the Tag_RISCV_x3_reg_usage attribute specified in: https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-elf.adoc#tag_riscv_x3_reg_usage-16-uleb128value It adds su

[llvm-branch-commits] [llvm][lld][RISCV] Support x3_reg_usage (PR #84598)

2024-03-08 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-lld-elf @llvm/pr-subscribers-lld Author: Paul Kirth (ilovepi) Changes This patch adds basic support for the Tag_RISCV_x3_reg_usage attribute specified in: https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-elf.adoc#tag_riscv_x3_reg_us

[llvm-branch-commits] [clang] 780ee1d - Revert "[clang] Fix crash when declaring invalid lambda member (#74110)"

2024-03-09 Thread via llvm-branch-commits
Author: Vitaly Buka Date: 2024-03-09T00:30:10-08:00 New Revision: 780ee1d80aa1b8cf54bd642e7c2a7e59c2dc9e11 URL: https://github.com/llvm/llvm-project/commit/780ee1d80aa1b8cf54bd642e7c2a7e59c2dc9e11 DIFF: https://github.com/llvm/llvm-project/commit/780ee1d80aa1b8cf54bd642e7c2a7e59c2dc9e11.diff L

[llvm-branch-commits] [openmp] release/18.x: [OpenMP] fix endianness dependent definitions in OMP headers for MSVC (#84540) (PR #84668)

2024-03-09 Thread via llvm-branch-commits
https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/84668 Backport 110141b37813dc48af33de5e1407231e56acdfc5 Requested by: @brad0 >From 75a7c4892acdf381485ee1b1a2194b4babeaee80 Mon Sep 17 00:00:00 2001 From: Vadim Paretsky Date: Sat, 9 Mar 2024 10:47:31 -0800 Subject:

[llvm-branch-commits] [openmp] release/18.x: [OpenMP] fix endianness dependent definitions in OMP headers for MSVC (#84540) (PR #84668)

2024-03-09 Thread via llvm-branch-commits
https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/84668 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [openmp] release/18.x: [OpenMP] fix endianness dependent definitions in OMP headers for MSVC (#84540) (PR #84668)

2024-03-09 Thread via llvm-branch-commits
llvmbot wrote: @xingxue-ibm What do you think about merging this PR to the release branch? https://github.com/llvm/llvm-project/pull/84668 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/li

[llvm-branch-commits] [llvm] release/18.x: [X86] combineAndShuffleNot - ensure the type is legal before create X86ISD::ANDNP target nodes (PR #84698)

2024-03-10 Thread via llvm-branch-commits
https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/84698 Backport 862c7e0218f27b55a5b75ae59a4f73cd4610448d Requested by: @DianQK >From 4e1ce0cbafa9e2b4f7cb11249898a877deab48b4 Mon Sep 17 00:00:00 2001 From: Simon Pilgrim Date: Sun, 10 Mar 2024 16:23:51 + Subject:

[llvm-branch-commits] [llvm] release/18.x: [X86] combineAndShuffleNot - ensure the type is legal before create X86ISD::ANDNP target nodes (PR #84698)

2024-03-10 Thread via llvm-branch-commits
https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/84698 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] release/18.x: [X86] combineAndShuffleNot - ensure the type is legal before create X86ISD::ANDNP target nodes (PR #84698)

2024-03-10 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-backend-x86 Author: None (llvmbot) Changes Backport 862c7e0218f27b55a5b75ae59a4f73cd4610448d Requested by: @DianQK --- Full diff: https://github.com/llvm/llvm-project/pull/84698.diff 2 Files Affected: - (modified) llvm/lib/Target/X86/X86ISelLowering

[llvm-branch-commits] [llvm] c8a9929 - Revert "[llvm][LoongArch] Improve loongarch_lasx_xvpermi_q instrinsic (#82984)"

2024-03-10 Thread via llvm-branch-commits
Author: Lu Weining Date: 2024-03-11T10:31:16+08:00 New Revision: c8a99293cb41576acb1cdd6e90ff2a04059b0075 URL: https://github.com/llvm/llvm-project/commit/c8a99293cb41576acb1cdd6e90ff2a04059b0075 DIFF: https://github.com/llvm/llvm-project/commit/c8a99293cb41576acb1cdd6e90ff2a04059b0075.diff LO

[llvm-branch-commits] [clang] release/18.x: [Clang][LoongArch] Fix wrong return value type of __iocsrrd_h (#84100) (PR #84715)

2024-03-10 Thread via llvm-branch-commits
https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/84715 Backport aeda1a6e800e 2f479b811274 Requested by: @SixWeining >From a31f312f41f39aa6894ebcb23837dc76b052f6ad Mon Sep 17 00:00:00 2001 From: wanglei Date: Tue, 5 Mar 2024 19:44:28 +0800 Subject: [PATCH 1/2] [Clan

[llvm-branch-commits] [clang] release/18.x: [Clang][LoongArch] Fix wrong return value type of __iocsrrd_h (#84100) (PR #84715)

2024-03-10 Thread via llvm-branch-commits
https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/84715 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [clang] release/18.x: [Clang][LoongArch] Fix wrong return value type of __iocsrrd_h (#84100) (PR #84715)

2024-03-10 Thread via llvm-branch-commits
llvmbot wrote: @SixWeining What do you think about merging this PR to the release branch? https://github.com/llvm/llvm-project/pull/84715 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/lis

[llvm-branch-commits] [llvm] release/18.x: [LoongArch] Make sure that the LoongArchISD::BSTRINS node uses the correct `MSB` value (#84454) (PR #84716)

2024-03-10 Thread via llvm-branch-commits
https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/84716 Backport edd4c6c6dca4 Requested by: @SixWeining >From 2eb997da54bab3fcc90ec2c60e76972bb75f5c7e Mon Sep 17 00:00:00 2001 From: wanglei Date: Mon, 11 Mar 2024 08:59:17 +0800 Subject: [PATCH] [LoongArch] Make sure

[llvm-branch-commits] [llvm] release/18.x: [LoongArch] Make sure that the LoongArchISD::BSTRINS node uses the correct `MSB` value (#84454) (PR #84716)

2024-03-10 Thread via llvm-branch-commits
https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/84716 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [clang] release/18.x: [Clang][LoongArch] Fix wrong return value type of __iocsrrd_h (#84100) (PR #84715)

2024-03-10 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-backend-x86 @llvm/pr-subscribers-clang Author: None (llvmbot) Changes Backport aeda1a6e800e 2f479b811274 Requested by: @SixWeining --- Full diff: https://github.com/llvm/llvm-project/pull/84715.diff 3 Files Affected: - (modified) clang/lib/Headers/l

[llvm-branch-commits] [llvm] release/18.x: [LoongArch] Make sure that the LoongArchISD::BSTRINS node uses the correct `MSB` value (#84454) (PR #84716)

2024-03-10 Thread via llvm-branch-commits
llvmbot wrote: @heiher What do you think about merging this PR to the release branch? https://github.com/llvm/llvm-project/pull/84716 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinf

[llvm-branch-commits] [llvm] release/18.x: [LoongArch] Make sure that the LoongArchISD::BSTRINS node uses the correct `MSB` value (#84454) (PR #84716)

2024-03-10 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-backend-loongarch Author: None (llvmbot) Changes Backport edd4c6c6dca4 Requested by: @SixWeining --- Full diff: https://github.com/llvm/llvm-project/pull/84716.diff 2 Files Affected: - (modified) llvm/lib/Target/LoongArch/LoongArchISelLowering.cpp (

[llvm-branch-commits] [mlir] [mlir][IR] Trigger `notifyOperationReplaced` on `replaceAllOpUsesWith` (PR #84721)

2024-03-10 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-mlir Author: Matthias Springer (matthias-springer) Changes Before this change: `notifyOperationReplaced` was triggered when calling `RewriteBase::replaceOp`. After this change: `notifyOperationReplaced` is triggered when `RewriterBase::replaceAllOpUses

[llvm-branch-commits] [mlir] [mlir][IR][NFC] Make `replaceAllUsesWith` non-templatized (PR #84722)

2024-03-10 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-mlir-core Author: Matthias Springer (matthias-springer) Changes Turn `RewriterBase::replaceAllUsesWith` into a non-templatized implementation, so that it can be made virtual and be overridden in the `ConversionPatternRewriter` in a subsequent change.

[llvm-branch-commits] [clang] release/18.x: backport [C++20] [Moduls] Avoid computing odr hash for functions from comparing constraint expression (PR #84723)

2024-03-10 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-clang-modules Author: Chuanqi Xu (ChuanqiXu9) Changes Backport 3f6bc1adf805681293c2ef0b93b708ff52244c00 This fixes a surprising regression introduced in https://github.com/llvm/llvm-project/issues/79240. Given we've backported that to 18.x. We need to

[llvm-branch-commits] [llvm] release/18.x: [LoongArch] Make sure that the LoongArchISD::BSTRINS node uses the correct `MSB` value (#84454) (PR #84716)

2024-03-10 Thread via llvm-branch-commits
https://github.com/heiher approved this pull request. LGTM. https://github.com/llvm/llvm-project/pull/84716 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [mlir] [mlir][Transforms] Support `replaceAllUsesWith` in dialect conversion (PR #84725)

2024-03-11 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-mlir @llvm/pr-subscribers-mlir-core Author: Matthias Springer (matthias-springer) Changes This commit adds support for `RewriterBase::replaceAllUsesWith` to the dialect conversion. Uses are not immediately replaced, but in a delayed fashion during the

[llvm-branch-commits] [llvm] 2e66a2a - Revert "[RemoveDIs] Add additional debug-mode verifier checks (#84308)"

2024-03-11 Thread via llvm-branch-commits
Author: Orlando Cazalet-Hyams Date: 2024-03-11T13:09:18Z New Revision: 2e66a2ac2edcfb0fa6059f6bed090c16f10be5c0 URL: https://github.com/llvm/llvm-project/commit/2e66a2ac2edcfb0fa6059f6bed090c16f10be5c0 DIFF: https://github.com/llvm/llvm-project/commit/2e66a2ac2edcfb0fa6059f6bed090c16f10be5c0.di

[llvm-branch-commits] [llvm] 2ad8fbd - Bump version to 18.1.2 (#84655)

2024-03-11 Thread via llvm-branch-commits
Author: Tom Stellard Date: 2024-03-11T07:31:28-07:00 New Revision: 2ad8fbdbca06843db18f450c8a141d6e022d20b5 URL: https://github.com/llvm/llvm-project/commit/2ad8fbdbca06843db18f450c8a141d6e022d20b5 DIFF: https://github.com/llvm/llvm-project/commit/2ad8fbdbca06843db18f450c8a141d6e022d20b5.diff

[llvm-branch-commits] [llvm] Lld mac fix (PR #84764)

2024-03-11 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-github-workflow Author: Tom Stellard (tstellar) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/84764.diff 2 Files Affected: - (modified) .github/workflows/llvm-project-tests.yml (+5) - (modified) llvm/CMakeLists.txt (+1-1)

[llvm-branch-commits] [llvm] release/18.x: [ARM] Switch to LiveRegUnits to fix r7 register allocation bug (PR #84475)

2024-03-11 Thread via llvm-branch-commits
https://github.com/AtariDreams updated https://github.com/llvm/llvm-project/pull/84475 >From 99ea19e4637a7bec7d6b3b9bc11715e88e50af0a Mon Sep 17 00:00:00 2001 From: Rose Date: Fri, 8 Mar 2024 07:59:02 -0500 Subject: [PATCH] [ARM] Switch to LiveRegUnits to fix r7 register allocation bug This f

[llvm-branch-commits] [llvm] 7cc43fe - Revert "[CMake][LIT] Add option to run lit testsuites in parallel (#82899)"

2024-03-11 Thread via llvm-branch-commits
Author: Jeff Niu Date: 2024-03-11T11:43:54-07:00 New Revision: 7cc43fe37282c8bdf4b1d3de60faa3597c6bcbaa URL: https://github.com/llvm/llvm-project/commit/7cc43fe37282c8bdf4b1d3de60faa3597c6bcbaa DIFF: https://github.com/llvm/llvm-project/commit/7cc43fe37282c8bdf4b1d3de60faa3597c6bcbaa.diff LOG:

[llvm-branch-commits] [clang] release/18.x: [ObjC] Check entire chain of superclasses to determine class layout (PR #84093)

2024-03-11 Thread via llvm-branch-commits
https://github.com/AtariDreams updated https://github.com/llvm/llvm-project/pull/84093 >From 78cded152725359c8b51845c3b183528ae9d33ec Mon Sep 17 00:00:00 2001 From: Rose Date: Tue, 5 Mar 2024 18:36:03 -0500 Subject: [PATCH] [ObjC] Check entire chain of superclasses to see if class layout is st

[llvm-branch-commits] [libcxx] release/18.x: [libc++][modules] Fixes naming inconsistency. (#83036) (PR #83156)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/83156 >From 439e6f81e772956200aa797eab819b72bb64f84b Mon Sep 17 00:00:00 2001 From: Mark de Wever Date: Tue, 27 Feb 2024 18:10:53 +0100 Subject: [PATCH] [libc++][modules] Fixes naming inconsistency. (#83036) The modul

[llvm-branch-commits] [llvm] release/18.x: MIPS: fix emitDirectiveCpsetup on N32 (#80534) (PR #83198)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/83198 >From 340ba4588c8073f97b03fd5da9a4fd5dc3b27d2e Mon Sep 17 00:00:00 2001 From: YunQiang Su Date: Tue, 27 Feb 2024 05:08:58 +0800 Subject: [PATCH] MIPS: fix emitDirectiveCpsetup on N32 (#80534) In gas, .cpsetup ma

[llvm-branch-commits] [llvm] release/18.x: Allow .alt_entry symbols to pass the .cfi nesting check (#82268) (PR #83336)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/83336 >From 267d9b1a74c466fff6bde255a211732aa3bcd7e8 Mon Sep 17 00:00:00 2001 From: Jon Roelofs Date: Wed, 28 Feb 2024 13:03:35 -0800 Subject: [PATCH] Allow .alt_entry symbols to pass the .cfi nesting check (#82268)

[llvm-branch-commits] [clang] release/18.x: [clang][fat-lto-objects] Make module flags match non-FatLTO pipelines (#83159) (PR #84290)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/84290 >From 16ab0812d2010dad76f87d4d50da8e79e0e75e71 Mon Sep 17 00:00:00 2001 From: Paul Kirth Date: Wed, 28 Feb 2024 19:11:55 -0800 Subject: [PATCH] [clang][fat-lto-objects] Make module flags match non-FatLTO pipelin

[llvm-branch-commits] [llvm] release/18.x: [DSE] Delay deleting non-memory-defs until end of DSE. (#83411) (PR #84227)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/84227 >From bf45c3a07918c14577ef7a829f16ec339b9ed610 Mon Sep 17 00:00:00 2001 From: Florian Hahn Date: Sat, 2 Mar 2024 12:34:36 + Subject: [PATCH] [DSE] Delay deleting non-memory-defs until end of DSE. (#83411) D

[llvm-branch-commits] [compiler-rt] release/18.x: [test] Make two sanitize-coverage tests pass with glibc 2.39+ (PR #84239)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/84239 >From e90bfdb4ddced8dff215672ffeceece8ebe60426 Mon Sep 17 00:00:00 2001 From: Fangrui Song Date: Wed, 6 Mar 2024 13:17:43 -0800 Subject: [PATCH] [test] Make two sanitize-coverage tests pass with glibc 2.39+ glib

[llvm-branch-commits] [llvm] release/18.x: [InstCombine] Fix shift calculation in InstCombineCasts (#84027) (PR #84080)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/84080 >From 4c36ecbe0e162155e6032aec75323dcdd7c81b90 Mon Sep 17 00:00:00 2001 From: Quentin Dian Date: Wed, 6 Mar 2024 06:16:28 +0800 Subject: [PATCH] [InstCombine] Fix shift calculation in InstCombineCasts (#84027)

[llvm-branch-commits] [llvm] release/18.x: [InstCombine] Fix infinite loop in select equivalence fold (#84036) (PR #84141)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/84141 >From 94d8f150ed8b6afb83ba47f68116a0247a23cb52 Mon Sep 17 00:00:00 2001 From: Nikita Popov Date: Wed, 6 Mar 2024 09:33:51 +0100 Subject: [PATCH] [InstCombine] Fix infinite loop in select equivalence fold (#84036

[llvm-branch-commits] [llvm] 7cb6753 - ReleaseNotes for LLVM binary utilities (#83751)

2024-03-11 Thread via llvm-branch-commits
Author: Fangrui Song Date: 2024-03-11T13:40:01-07:00 New Revision: 7cb67530d2e9b7364e81f0d35da99a2855e391ac URL: https://github.com/llvm/llvm-project/commit/7cb67530d2e9b7364e81f0d35da99a2855e391ac DIFF: https://github.com/llvm/llvm-project/commit/7cb67530d2e9b7364e81f0d35da99a2855e391ac.diff

[llvm-branch-commits] [openmp] release/18.x: [OpenMP] fix endianness dependent definitions in OMP headers for MSVC (#84540) (PR #84668)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/84668 >From 39c1f0de2011dec072fdf64ee25b110eab945fc2 Mon Sep 17 00:00:00 2001 From: Vadim Paretsky Date: Sat, 9 Mar 2024 10:47:31 -0800 Subject: [PATCH] [OpenMP] fix endianness dependent definitions in OMP headers for

[llvm-branch-commits] [openmp] release/18.x: [OpenMP] fix endianness dependent definitions in OMP headers for MSVC (#84540) (PR #84668)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/84668 >From a91b9bd9c7507b378a7f318db52484c8bacc12eb Mon Sep 17 00:00:00 2001 From: Vadim Paretsky Date: Sat, 9 Mar 2024 10:47:31 -0800 Subject: [PATCH] [OpenMP] fix endianness dependent definitions in OMP headers for

[llvm-branch-commits] [llvm] release/18.x: [TableGen] Fix wrong codegen of BothFusionPredicateWithMCInstPredicate (#83990) (PR #83999)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/83999 >From 69d9b15fe872bb188474b0ad9e36c8506bdf9cc3 Mon Sep 17 00:00:00 2001 From: Wang Pengcheng Date: Tue, 5 Mar 2024 19:54:02 +0800 Subject: [PATCH] [TableGen] Fix wrong codegen of BothFusionPredicateWithMCInstPre

[llvm-branch-commits] [llvm] release/18.x: [LoongArch] Override LoongArchTargetLowering::getExtendForAtomicCmpSwapArg (#83656) (PR #83750)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/83750 >From ea6c457b8dd2d0e6a7f05b4a5bdd2686085e1ec0 Mon Sep 17 00:00:00 2001 From: Lu Weining Date: Mon, 4 Mar 2024 08:38:52 +0800 Subject: [PATCH] [LoongArch] Override LoongArchTargetLowering::getExtendForAtomicCmpS

[llvm-branch-commits] [llvm] release/18.x: [ARM] Switch to LiveRegUnits to fix r7 register allocation bug (PR #84475)

2024-03-11 Thread via llvm-branch-commits
AtariDreams wrote: > This is, as far as I can tell, not a miscompile; probably not worth taking on > the 18.x branch. > > (Also, it's usually not a good idea to open a PR for a cherry-pick before the > original patch is merged.) On that last part, it was supposed to be merged but then split o

[llvm-branch-commits] [lld] release/18.x: [LLD] [COFF] Set the right alignment for DelayDirectoryChunk (#84697) (PR #84844)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/84844 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [lld] release/18.x: [LLD] [COFF] Set the right alignment for DelayDirectoryChunk (#84697) (PR #84844)

2024-03-11 Thread via llvm-branch-commits
https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/84844 Backport c93c76b562784926b22a69d3f82a5032dcb4a274 Requested by: @mstorsjo >From 021ae6a2ceb1c9067f16ca8a6ae5c1bad3aba235 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Martin=20Storsj=C3=B6?= Date: Tue, 12 Mar 2024 0

[llvm-branch-commits] [lld] release/18.x: [LLD] [COFF] Set the right alignment for DelayDirectoryChunk (#84697) (PR #84844)

2024-03-11 Thread via llvm-branch-commits
llvmbot wrote: @cjacek What do you think about merging this PR to the release branch? https://github.com/llvm/llvm-project/pull/84844 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinf

[llvm-branch-commits] [lld] release/18.x: [LLD] [COFF] Set the right alignment for DelayDirectoryChunk (#84697) (PR #84844)

2024-03-11 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-lld Author: None (llvmbot) Changes Backport c93c76b562784926b22a69d3f82a5032dcb4a274 Requested by: @mstorsjo --- Full diff: https://github.com/llvm/llvm-project/pull/84844.diff 2 Files Affected: - (modified) lld/COFF/DLL.cpp (+1-1) - (modified) lld

[llvm-branch-commits] [IR] Introduce `llvm.experimental.hot()` (PR #84850)

2024-03-11 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-llvm-selectiondag Author: Vitaly Buka (vitalybuka) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/84850.diff 4 Files Affected: - (modified) llvm/docs/LangRef.rst (+48) - (modified) llvm/include/llvm/IR/Intrinsics.td (+5) - (modif

[llvm-branch-commits] [InstCombiner] Remove unused `llvm.experimental.hot()` (PR #84851)

2024-03-11 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-clang-codegen Author: Vitaly Buka (vitalybuka) Changes Intrinsic declared to have sideeffects, but it's done only to prevent moving it. Removing unused ones is OK. --- Patch is 21.91 KiB, truncated to 20.00 KiB below, full version: https://github.com

[llvm-branch-commits] [clang][CodeGen] Remove SimplifyCFGPass preceding RemoveTrapsPass (PR #84852)

2024-03-11 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-clang Author: Vitaly Buka (vitalybuka) Changes There is no performance difference after switching to `llvm.experimental.hot`. --- Full diff: https://github.com/llvm/llvm-project/pull/84852.diff 1 Files Affected: - (modified) clang/lib/CodeGen/Backen

[llvm-branch-commits] Rename `remove-traps` to `lower-builtin-hot` (PR #84853)

2024-03-11 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-llvm-transforms Author: Vitaly Buka (vitalybuka) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/84853.diff 8 Files Affected: - (modified) clang/lib/CodeGen/BackendUtil.cpp (+7-6) - (renamed) clang/test/CodeGen/lower-builtin-hot.c

[llvm-branch-commits] [clang][ubsan] Switch UBSAN optimization to `llvm.experimental.hot` (PR #84858)

2024-03-11 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-clang Author: Vitaly Buka (vitalybuka) Changes Intrinsic introduced with #84850. Using intrinsic improves performance by 3% comparing to removing traps (on "test-suite/MultiSource/Benchmarks" with PGO+ThinLTO). The pass will be renamed with #84852. --

[llvm-branch-commits] [mlir] [mlir][Transforms][NFC] Make `rewriterImpl` private in `IRRewrite` (PR #84865)

2024-03-11 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-mlir @llvm/pr-subscribers-mlir-core Author: Matthias Springer (matthias-springer) Changes This commit makes `rewriterImpl` private in `IRRewrite`. This ensures that only the conversion value mapping and the dialect conversion configuration can be acces

[llvm-branch-commits] [llvm-objcopy] Simplify --[de]compress-debug-sections and don't compress SHF_ALLOC sections (PR #84885)

2024-03-12 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-llvm-binary-utilities Author: Fangrui Song (MaskRay) Changes Make it easier to add custom section [de]compression. In GNU ld, --compress-debug-sections doesn't compress SHF_ALLOC sections. Match its behavior. --- Full diff: https://github.com/llvm/llvm

[llvm-branch-commits] [RISCV] Store VLMul/NF into RegisterClass's TSFlags (PR #84894)

2024-03-12 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-backend-risc-v Author: Wang Pengcheng (wangpc-pp) Changes This TSFlags was introduced by https://reviews.llvm.org/D108815. We store VLMul/NF into TSFlags and add helpers to get them. This can reduce some lines and I think there will be more usages. -

[llvm-branch-commits] [clang] [clang] Avoid -Wshadow warning when init-capture named same as class … (PR #84912)

2024-03-12 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-clang Author: Neil Henning (sheredom) Changes …field (#74512) Shadowing warning doesn't make much sense since field is not available in lambda's body without capturing this. Fixes https://github.com/llvm/llvm-project/issues/71976 --- Full diff: https

[llvm-branch-commits] [llvm] 8a7f465 - Revert "[NVPTX] Add support for atomic add for f16 type (#84295)"

2024-03-12 Thread via llvm-branch-commits
Author: Danial Klimkin Date: 2024-03-12T14:59:07+01:00 New Revision: 8a7f465b59913d84f454a366b017a780ad1172a9 URL: https://github.com/llvm/llvm-project/commit/8a7f465b59913d84f454a366b017a780ad1172a9 DIFF: https://github.com/llvm/llvm-project/commit/8a7f465b59913d84f454a366b017a780ad1172a9.diff

[llvm-branch-commits] [llvm] b6a29f4 - Revert "[analyzer] Accept C library functions from the `std` namespace (#84469)"

2024-03-12 Thread via llvm-branch-commits
Author: NagyDonat Date: 2024-03-12T16:00:19+01:00 New Revision: b6a29f40aebde93977368979710ca1903482d4b4 URL: https://github.com/llvm/llvm-project/commit/b6a29f40aebde93977368979710ca1903482d4b4 DIFF: https://github.com/llvm/llvm-project/commit/b6a29f40aebde93977368979710ca1903482d4b4.diff LOG

<    19   20   21   22   23   24   25   26   27   28   >