[llvm-branch-commits] [llvm] [DirectX] Implement the resource.load.rawbuffer intrinsic (PR #121012)

llvmbot wrote: @llvm/pr-subscribers-backend-directx Author: Justin Bogner (bogner) Changes This introduces `@llvm.dx.resource.load.rawbuffer` and generalizes the buffer load docs under DirectX/DXILResources. This resolves the "load" parts of #106188 --- Patch is 28.22 KiB, truncated to

[llvm-branch-commits] [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Initial declare target to for variables implementation (PR #119589)

agozillon wrote: Performed an update of PR 3 to address some reviewer nits, and then a rebase, the rebase has unfortunately brought in some code that will break the CI / patch series for the moment. However, I need to create a seperate PR to address it as it's a little unrelated to the changes

[llvm-branch-commits] [llvm] [X86] Add atomic vector tests for unaligned >1 sizes. (PR #120387)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120387 >From 84a167203da1ceb4f7c2e74afce06c74b9fc3b0d Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:40:32 -0500 Subject: [PATCH] [X86] Add atomic vector tests for unaligned >1 sizes. Unaligned atomic ve

[llvm-branch-commits] [llvm] [AtomicExpand] Add bitcasts when expanding load atomic vector (PR #120716)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120716 >From 5d4bb0bfa7ab38a6d0f792e26192be1c857095ff Mon Sep 17 00:00:00 2001 From: jofrn Date: Fri, 20 Dec 2024 06:14:28 -0500 Subject: [PATCH] [AtomicExpand] Add bitcasts when expanding load atomic vector AtomicExpan

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split <2 x T> vector types for atomic load (PR #120640)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120640 >From f129a3c92a4be2c7263f6838317330ca76a17117 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 16:25:55 -0500 Subject: [PATCH] [SelectionDAG][X86] Split <2 x T> vector types for atomic load Vector ty

[llvm-branch-commits] [llvm] [SelectionDAG] Legalize <1 x T> vector types for atomic load (PR #120385)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120385 >From 11174c52a0543aa16bb3da0dcd4c65aea44bcb2c Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:37:17 -0500 Subject: [PATCH] [SelectionDAG] Legalize <1 x T> vector types for atomic load `load atomic

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load (PR #120598)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120598 >From e07e225cd8454b4421d852ff7d0e98e4a14800b0 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 11:19:39 -0500 Subject: [PATCH] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load Vector ty

[llvm-branch-commits] [llvm] [X86] Add atomic vector tests for unaligned >1 sizes. (PR #120387)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120387 >From 84a167203da1ceb4f7c2e74afce06c74b9fc3b0d Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:40:32 -0500 Subject: [PATCH] [X86] Add atomic vector tests for unaligned >1 sizes. Unaligned atomic ve

[llvm-branch-commits] [llvm] [AtomicExpand] Add bitcasts when expanding load atomic vector (PR #120716)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120716 >From 5d4bb0bfa7ab38a6d0f792e26192be1c857095ff Mon Sep 17 00:00:00 2001 From: jofrn Date: Fri, 20 Dec 2024 06:14:28 -0500 Subject: [PATCH] [AtomicExpand] Add bitcasts when expanding load atomic vector AtomicExpan

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load (PR #120598)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120598 >From e07e225cd8454b4421d852ff7d0e98e4a14800b0 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 11:19:39 -0500 Subject: [PATCH] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load Vector ty

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load (PR #120598)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120598 >From e07e225cd8454b4421d852ff7d0e98e4a14800b0 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 11:19:39 -0500 Subject: [PATCH] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load Vector ty

[llvm-branch-commits] [llvm] [AtomicExpand] Add bitcasts when expanding load atomic vector (PR #120716)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120716 >From 5d4bb0bfa7ab38a6d0f792e26192be1c857095ff Mon Sep 17 00:00:00 2001 From: jofrn Date: Fri, 20 Dec 2024 06:14:28 -0500 Subject: [PATCH] [AtomicExpand] Add bitcasts when expanding load atomic vector AtomicExpan

[llvm-branch-commits] [llvm] [SelectionDAG] Legalize <1 x T> vector types for atomic load (PR #120385)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120385 >From 11174c52a0543aa16bb3da0dcd4c65aea44bcb2c Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:37:17 -0500 Subject: [PATCH] [SelectionDAG] Legalize <1 x T> vector types for atomic load `load atomic

[llvm-branch-commits] [llvm] [X86] Manage atomic load of fp -> int promotion in DAG (PR #120386)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120386 >From 9a7ee2183272386923385a9e857a33972385cf13 Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:38:23 -0500 Subject: [PATCH] [X86] Manage atomic load of fp -> int promotion in DAG When lowering atom

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split <2 x T> vector types for atomic load (PR #120640)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120640 >From f129a3c92a4be2c7263f6838317330ca76a17117 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 16:25:55 -0500 Subject: [PATCH] [SelectionDAG][X86] Split <2 x T> vector types for atomic load Vector ty

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split <2 x T> vector types for atomic load (PR #120640)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120640 >From f129a3c92a4be2c7263f6838317330ca76a17117 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 16:25:55 -0500 Subject: [PATCH] [SelectionDAG][X86] Split <2 x T> vector types for atomic load Vector ty

[llvm-branch-commits] [llvm] [X86] Manage atomic load of fp -> int promotion in DAG (PR #120386)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120386 >From 9a7ee2183272386923385a9e857a33972385cf13 Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:38:23 -0500 Subject: [PATCH] [X86] Manage atomic load of fp -> int promotion in DAG When lowering atom

[llvm-branch-commits] [llvm] [AtomicExpand] Add bitcasts when expanding load atomic vector (PR #120716)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120716 >From 36964209fb53025cf81abe170913bc60f64ba66c Mon Sep 17 00:00:00 2001 From: jofrn Date: Fri, 20 Dec 2024 06:14:28 -0500 Subject: [PATCH] [AtomicExpand] Add bitcasts when expanding load atomic vector AtomicExpan

[llvm-branch-commits] [llvm] [AMDGPU][NewPM] Port SILowerControlFlow pass into NPM. (PR #123045)

llvmbot wrote: @llvm/pr-subscribers-backend-amdgpu Author: Christudasan Devadasan (cdevadas) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/123045.diff 8 Files Affected: - (modified) llvm/lib/Target/AMDGPU/AMDGPU.h (+2-2) - (modified) llvm/lib/Target/AMDGPU/AMDGPUPa

[llvm-branch-commits] [llvm] [AMDGPU][NewPM] Port SILowerControlFlow pass into NPM. (PR #123045)

paperchalice wrote: In new pass manager it depends on `SomeAnalysis::Result::invalidate`. See https://llvm.org/docs/NewPassManager.html#implementing-analysis-invalidation An analysis can always check related results by using [`PreservedAnalysisChecker`](https://llvm.org/doxygen/classllvm_1_1Pre

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split via Concat vector types for atomic load (PR #120640)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120640 >From bec6d57db1c13a0840d2a60f5d4ea860a7710853 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 16:25:55 -0500 Subject: [PATCH] [SelectionDAG][X86] Split via Concat vector types for atomic load Vecto

[llvm-branch-commits] [llvm] [SelectionDAG] Legalize <1 x T> vector types for atomic load (PR #120385)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120385 >From cdbe7273a1cd8e2efbbcbcebd3dd0cecbd5347cf Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:37:17 -0500 Subject: [PATCH] [SelectionDAG] Legalize <1 x T> vector types for atomic load `load atomic

[llvm-branch-commits] [llvm] [X86] Manage atomic load of fp -> int promotion in DAG (PR #120386)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120386 >From b2541fd83c6712aa2ea3eb6ae4fa5b0acf59b3c7 Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:38:23 -0500 Subject: [PATCH] [X86] Manage atomic load of fp -> int promotion in DAG When lowering atom

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load (PR #120598)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120598 >From 04f0fd9229a40ce8b3ee556bcce0486fa6bc9fa5 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 11:19:39 -0500 Subject: [PATCH] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load Vector ty

[llvm-branch-commits] [llvm] [X86] Add atomic vector tests for unaligned >1 sizes. (PR #120387)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120387 >From 6d84ebec14a4fcf88e34ff2eb201a2cd213ed15c Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:40:32 -0500 Subject: [PATCH] [X86] Add atomic vector tests for unaligned >1 sizes. Unaligned atomic ve

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split via Concat vector types for atomic load (PR #120640)

https://github.com/jofrn edited https://github.com/llvm/llvm-project/pull/120640 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [LoongArch] Merge base and offset for tls-le code sequence (PR #122999)

https://github.com/zhaoqi5 updated https://github.com/llvm/llvm-project/pull/122999 >From e37c2933125a65e627949557fba7a606d41db716 Mon Sep 17 00:00:00 2001 From: Qi Zhao Date: Tue, 14 Jan 2025 21:35:31 +0800 Subject: [PATCH] [LoongArch] Merge base and offset for tls-le code sequence Adapt the

[llvm-branch-commits] [llvm] [LoongArch] Merge base and offset for tls-le code sequence (PR #122999)

https://github.com/zhaoqi5 updated https://github.com/llvm/llvm-project/pull/122999 >From ac63a4f1c8e8d1b3831c83c5fab2a139a284dcc6 Mon Sep 17 00:00:00 2001 From: Qi Zhao Date: Tue, 14 Jan 2025 21:35:31 +0800 Subject: [PATCH] [LoongArch] Merge base and offset for tls-le code sequence Adapt the

[llvm-branch-commits] [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Initial declare target to for variables implementation (PR #119589)

https://github.com/agozillon updated https://github.com/llvm/llvm-project/pull/119589 >From 39cc07bf3522646531ed458c2a11f4804b24f05f Mon Sep 17 00:00:00 2001 From: agozillon Date: Wed, 11 Dec 2024 04:52:00 -0600 Subject: [PATCH] [Flang][OpenMP][MLIR] Initial declare target to for variables imp

[llvm-branch-commits] [flang] [llvm] [mlir] [MLIR][OpenMP] Introduce overlapped record type map support (PR #119588)

https://github.com/agozillon updated https://github.com/llvm/llvm-project/pull/119588 >From 86761377d8fddd81ee77dc97bda16b2e70601546 Mon Sep 17 00:00:00 2001 From: agozillon Date: Wed, 11 Dec 2024 09:11:58 -0600 Subject: [PATCH] [MLIR][OpenMP] Introduce overlapped record type map support This

[llvm-branch-commits] [llvm] DAG: Avoid forming shufflevector from a single extract_vector_elt (PR #122672)

github-actions[bot] wrote: :warning: undef deprecator found issues in your code. :warning: You can test this locally with the following command: ``bash git diff -U0 --pickaxe-regex -S '([^a-zA-Z0-9#_-]undef[^a-zA-Z0-9_-]|UndefValue::get)' 7facaf480944ff20279c029639cb611e7d7d7cff

[llvm-branch-commits] [llvm] [mlir] [mlir][LLVM] add argument and result attributes to llvm.call (PR #123177)

https://github.com/jeanPerier created https://github.com/llvm/llvm-project/pull/123177 Second patch of this [RFC](https://discourse.llvm.org/t/mlir-rfc-adding-argument-and-result-attributes-to-llvm-call/84107) that adds argument and result attributes to llvm.call and update the llvm ir import

[llvm-branch-commits] [llvm] [mlir] [mlir][LLVM] add argument and result attributes to llvm.call (PR #123177)

llvmbot wrote: @llvm/pr-subscribers-mlir-llvm @llvm/pr-subscribers-mlir Author: None (jeanPerier) Changes Second patch of this [RFC](https://discourse.llvm.org/t/mlir-rfc-adding-argument-and-result-attributes-to-llvm-call/84107) that adds argument and result attributes to llvm.call and u

[llvm-branch-commits] [mlir] c0185b2 - Revert "[mlir] Make single value `ValueRange`s memory safer (#121996)"

Author: Emilio Cota Date: 2025-01-16T11:31:31Z New Revision: c0185b27a76cd23e745c7ad9db206fbc3ff7b11e URL: https://github.com/llvm/llvm-project/commit/c0185b27a76cd23e745c7ad9db206fbc3ff7b11e DIFF: https://github.com/llvm/llvm-project/commit/c0185b27a76cd23e745c7ad9db206fbc3ff7b11e.diff LOG: R

[llvm-branch-commits] [llvm] [mlir] [mlir][LLVM] add argument and result attributes to llvm.call (PR #123177)

https://github.com/jeanPerier updated https://github.com/llvm/llvm-project/pull/123177 >From 137705661c184ea1530982c19163341933ab421e Mon Sep 17 00:00:00 2001 From: Jean Perier Date: Wed, 15 Jan 2025 09:09:53 -0800 Subject: [PATCH 1/2] [mlir][LLVM] add argument and result attributes to llvm.ca

[llvm-branch-commits] [llvm] [AsmPrinter][ELF] Support profile-guided section prefix for jump tables' (read-only) data sections (PR #122215)

llvmbot wrote: @llvm/pr-subscribers-backend-x86 Author: Mingming Liu (mingmingl-llvm) Changes https://github.com/llvm/llvm-project/pull/122183 adds a codegen pass to infer machine jump table entry's hotness from the MBB hotness. This is a follow-up PR to produce `.hot` and or `.unlikely`

[llvm-branch-commits] [llvm] [mlir] [mlir][LLVM] add argument and result attributes to llvm.call (PR #123177)

https://github.com/jeanPerier updated https://github.com/llvm/llvm-project/pull/123177 >From 137705661c184ea1530982c19163341933ab421e Mon Sep 17 00:00:00 2001 From: Jean Perier Date: Wed, 15 Jan 2025 09:09:53 -0800 Subject: [PATCH 1/4] [mlir][LLVM] add argument and result attributes to llvm.ca

[llvm-branch-commits] [flang] 020f736 - Revert "[Flang] Add semantic checks for cray pointer usage in DSA list (#121028)"

Author: Kiran Chandramohan Date: 2025-01-16T16:52:20Z New Revision: 020f7368814929a2000bbacea35c7162baa2a865 URL: https://github.com/llvm/llvm-project/commit/020f7368814929a2000bbacea35c7162baa2a865 DIFF: https://github.com/llvm/llvm-project/commit/020f7368814929a2000bbacea35c7162baa2a865.diff

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

https://github.com/joaosaffran updated https://github.com/llvm/llvm-project/pull/123147 >From 71f6d8b43db9c727e3892ff1e408d86f4150fc4e Mon Sep 17 00:00:00 2001 From: joaosaffran Date: Wed, 15 Jan 2025 17:30:00 + Subject: [PATCH 1/4] adding metadata extraction --- .../llvm/Analysis/DXILMet

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

https://github.com/joaosaffran updated https://github.com/llvm/llvm-project/pull/123147 >From 71f6d8b43db9c727e3892ff1e408d86f4150fc4e Mon Sep 17 00:00:00 2001 From: joaosaffran Date: Wed, 15 Jan 2025 17:30:00 + Subject: [PATCH 1/5] adding metadata extraction --- .../llvm/Analysis/DXILMet

[llvm-branch-commits] [llvm] AMDGPU: Implement isExtractVecEltCheap (PR #122460)

llvmbot wrote: @llvm/pr-subscribers-backend-amdgpu Author: Matt Arsenault (arsenm) Changes Once again we have excessive TLI hooks with bad defaults. Permit this for 32-bit element vectors, which are just use-different-register. We should permit 16-bit vectors as cheap with legal packed ins

[llvm-branch-commits] [clang] 8876f16 - Revert "Fix a cmake error when using the Xcode generator. (#119403)"

Author: Aaron Ballman Date: 2025-01-10T08:48:34-05:00 New Revision: 8876f169829dd3c8dfebcfe9652fb1059ce75325 URL: https://github.com/llvm/llvm-project/commit/8876f169829dd3c8dfebcfe9652fb1059ce75325 DIFF: https://github.com/llvm/llvm-project/commit/8876f169829dd3c8dfebcfe9652fb1059ce75325.diff

[llvm-branch-commits] [llvm] d211d65 - Revert "MachineVerifier: Check stack protector is top-most in frame (#121481)"

Author: Simon Pilgrim Date: 2025-01-10T12:09:29Z New Revision: d211d6502646a0b2bf88c265586c937aafacb53e URL: https://github.com/llvm/llvm-project/commit/d211d6502646a0b2bf88c265586c937aafacb53e DIFF: https://github.com/llvm/llvm-project/commit/d211d6502646a0b2bf88c265586c937aafacb53e.diff LOG:

[llvm-branch-commits] [llvm] [mlir] [OMPIRBuilder][MLIR] Add support for target 'if' clause (PR #122478)

llvmbot wrote: @llvm/pr-subscribers-mlir @llvm/pr-subscribers-flang-openmp Author: Sergio Afonso (skatrak) Changes This patch implements support for handling the 'if' clause of OpenMP 'target' constructs in the OMPIRBuilder and updates MLIR to LLVM IR translation of the `omp.target` MLIR

[llvm-branch-commits] [flang] [mlir] [Flang][OpenMP] Lowering of host-evaluated clauses (PR #116219)

@@ -55,6 +55,149 @@ static void genOMPDispatch(lower::AbstractConverter &converter, const ConstructQueue &queue, ConstructQueue::const_iterator item); +static void processHostEvalClauses(lower::AbstractConverter &converter

[llvm-branch-commits] [flang] [mlir] [Flang][OpenMP] Lowering of host-evaluated clauses (PR #116219)

https://github.com/agozillon approved this pull request. LGTM, thank you for the patch @skatrak :-) https://github.com/llvm/llvm-project/pull/116219 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/

[llvm-branch-commits] [flang] [llvm] [Flang-RT] Build libflang_rt.so (PR #121782)

@@ -8,6 +8,12 @@ macro(enable_cuda_compilation name files) if (FLANG_RT_EXPERIMENTAL_OFFLOAD_SUPPORT STREQUAL "CUDA") +if (NOT FLANG_RT_ENABLE_STATIC) + message(FATAL_ERROR +"FLANG_RT_ENABLE_STATIC is required for CUDA build of Flang-RT" +) +endi

[llvm-branch-commits] [flang] [Flang] Promote FortranEvaluateTesting library (PR #122334)

@@ -1,47 +1,34 @@ set(CMAKE_RUNTIME_OUTPUT_DIRECTORY ${CMAKE_CURRENT_BINARY_DIR}) -add_library(FortranEvaluateTesting jeanPerier wrote: I am hitting the following error with my build: `g++: error: unrecognized command line option ‘--offload-arch=native’` at the

[llvm-branch-commits] [flang] 790a6e1 - Revert "Revert "Revert "[Flang][Driver] Add a flag to control zero initializa…"

Author: Kiran Chandramohan Date: 2025-01-17T12:27:25Z New Revision: 790a6e1399ee90ae802878dcb00c0e2a1d464d69 URL: https://github.com/llvm/llvm-project/commit/790a6e1399ee90ae802878dcb00c0e2a1d464d69 DIFF: https://github.com/llvm/llvm-project/commit/790a6e1399ee90ae802878dcb00c0e2a1d464d69.diff

[llvm-branch-commits] [yaml2obj] Don't use uninitialized Type (PR #123274)

llvmbot wrote: @llvm/pr-subscribers-objectyaml Author: Vitaly Buka (vitalybuka) Changes With -DMACHINE=EM_NONE, machine specific sections, like SHT_ARM_EXIDX, will fall to parse and set `Type`. --- Full diff: https://github.com/llvm/llvm-project/pull/123274.diff 1 Files Affected: - (m

[llvm-branch-commits] [llvm] 74673b3 - Revert "[AArch64] Combine and lsl into ubfiz (#118974)"

Author: Cullen Rhodes Date: 2025-01-17T15:29:43Z New Revision: 74673b37ef5226ddd1a3216075e48ac75509525a URL: https://github.com/llvm/llvm-project/commit/74673b37ef5226ddd1a3216075e48ac75509525a DIFF: https://github.com/llvm/llvm-project/commit/74673b37ef5226ddd1a3216075e48ac75509525a.diff LOG:

[llvm-branch-commits] [llvm] b2a7179 - Revert "[InstCombine] Transform high latency, dependent FSQRT/FDIV into FMUL …"

Author: Sushant Gokhale Date: 2025-01-16T22:38:18-08:00 New Revision: b2a717940822088ee09c017465a041b50b1dde4f URL: https://github.com/llvm/llvm-project/commit/b2a717940822088ee09c017465a041b50b1dde4f DIFF: https://github.com/llvm/llvm-project/commit/b2a717940822088ee09c017465a041b50b1dde4f.dif

[llvm-branch-commits] [YAML] Don't validate `Fill::Size` after error (PR #123280)

llvmbot wrote: @llvm/pr-subscribers-objectyaml Author: Vitaly Buka (vitalybuka) Changes Size is required, so we don't know if it's in uninitialized state after the previous error. Triggers msan on llvm/test/tools/yaml2obj/ELF/custom-fill.yaml --- Full diff: https://github.com/llvm/llvm-

[llvm-branch-commits] [llvm] ba06cf8 - Revert "Revert "[InstCombine] Transform high latency, dependent FSQRT/FDIV in…"

Author: Sushant Gokhale Date: 2025-01-17T02:04:01-08:00 New Revision: ba06cf81896f7a5ea8d025c1b26af7ea4a47dc53 URL: https://github.com/llvm/llvm-project/commit/ba06cf81896f7a5ea8d025c1b26af7ea4a47dc53 DIFF: https://github.com/llvm/llvm-project/commit/ba06cf81896f7a5ea8d025c1b26af7ea4a47dc53.dif

[llvm-branch-commits] [mlir] [mlir][IR] Remove `isF...()` type API for low-precision FP types (PR #123326)

llvmbot wrote: @llvm/pr-subscribers-backend-amdgpu Author: Matthias Springer (matthias-springer) Changes Remove `type.isFloat4E2M1FN()` etc. Use `isa(type)` instead. For details, see: https://discourse.llvm.org/t/rethink-on-approach-to-low-precision-fp-types/82361/28

[llvm-branch-commits] [clang] [flang] [lld] [llvm] [Flang] LLVM_ENABLE_RUNTIMES=flang-rt (PR #110217)

https://github.com/h-vetinari edited https://github.com/llvm/llvm-project/pull/110217 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [clang-tools-extra] [clang-tidy] use correct template type in ``std::min`` and ``std::max`` when operand is integer literal for readability-use-std-min-max (PR #122296)

llvmbot wrote: @llvm/pr-subscribers-clang-tools-extra @llvm/pr-subscribers-clang-tidy Author: Congcong Cai (HerrCai0907) Changes When comparing with integer literal, integer promote will happen to promote type which has less bit width than int to int or unsigned int. It will let auto-fix

[llvm-branch-commits] [llvm] AMDGPU: Reduce 64-bit add width if high bits are known 0 (PR #122049)

llvmbot wrote: @llvm/pr-subscribers-backend-amdgpu Author: Matt Arsenault (arsenm) Changes AMDGPU: Reduce 64-bit add width if high bits are known 0 If one of the inputs has all 0 bits, the low part cannot carry and we can just pass through the original value. Add case: https://alive2.llv

[llvm-branch-commits] [clang] [flang] [lld] [llvm] [Flang] LLVM_ENABLE_RUNTIMES=flang-rt (PR #110217)

h-vetinari wrote: This file has spurious line-ending changes (though the culprit is in https://github.com/llvm/llvm-project/pull/110298 AFAICT https://github.com/llvm/llvm-project/pull/110217 ___ llvm-branch-commits

[llvm-branch-commits] [clang] [llvm] [mlir] [OMPIRBuilder] Support runtime number of teams and threads, and SPMD mode (PR #116051)

github-actions[bot] wrote: :warning: C/C++ code formatter, clang-format found issues in your code. :warning: You can test this locally with the following command: ``bash git-clang-format --diff 45c6667a70aa16409d0cc24df8f88168c883c51d 76b2b9f55e73a533e2a6aa0c98ebb1509e2d7dbd --e

[llvm-branch-commits] [llvm] [JITLink][LoongArch] Add label addition and subtraction relocations (PR #122262)

https://github.com/zhaoqi5 created https://github.com/llvm/llvm-project/pull/122262 None >From 92a79bed9a8404b57630cac07713166f179eb686 Mon Sep 17 00:00:00 2001 From: Qi Zhao Date: Fri, 27 Dec 2024 15:39:57 +0800 Subject: [PATCH] [JITLink][LoongArch] Add label addition and subtraction relocat

[llvm-branch-commits] [llvm] [JITLink][LoongArch] Add label addition and subtraction relocations (PR #122262)

llvmbot wrote: @llvm/pr-subscribers-backend-loongarch Author: ZhaoQi (zhaoqi5) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/122262.diff 4 Files Affected: - (modified) llvm/include/llvm/ExecutionEngine/JITLink/loongarch.h (+180) - (modified) llvm/lib/ExecutionEngin

[llvm-branch-commits] [flang] [mlir] [MLIR][OpenMP] LLVM IR translation of host_eval (PR #116052)

@@ -289,7 +281,16 @@ static LogicalResult checkImplementationStatus(Operation &op) { checkBare(op, result); checkDevice(op, result); checkHasDeviceAddr(op, result); -checkHostEval(op, result); + +// Host evaluated clauses are supported,

[llvm-branch-commits] [flang] [mlir] [MLIR][OpenMP] LLVM IR translation of host_eval (PR #116052)

https://github.com/agozillon approved this pull request. Thank you for the patch @skatrak LGTM, left a few nits but feel free to ignore any you think make no sense! https://github.com/llvm/llvm-project/pull/116052 ___ llvm-branch-commits mailing list

[llvm-branch-commits] [flang] [mlir] [MLIR][OpenMP] LLVM IR translation of host_eval (PR #116052)

@@ -3889,6 +3889,215 @@ createDeviceArgumentAccessor(MapInfoData &mapData, llvm::Argument &arg, return builder.saveIP(); } +/// Follow uses of `host_eval`-defined block arguments of the given `omp.target` +/// operation and populate output variables with their correspondin

[llvm-branch-commits] [flang] [mlir] [MLIR][OpenMP] LLVM IR translation of host_eval (PR #116052)

@@ -3889,6 +3889,215 @@ createDeviceArgumentAccessor(MapInfoData &mapData, llvm::Argument &arg, return builder.saveIP(); } +/// Follow uses of `host_eval`-defined block arguments of the given `omp.target` +/// operation and populate output variables with their correspondin

[llvm-branch-commits] [flang] [mlir] [MLIR][OpenMP] LLVM IR translation of host_eval (PR #116052)

@@ -3889,6 +3889,215 @@ createDeviceArgumentAccessor(MapInfoData &mapData, llvm::Argument &arg, return builder.saveIP(); } +/// Follow uses of `host_eval`-defined block arguments of the given `omp.target` +/// operation and populate output variables with their correspondin

[llvm-branch-commits] [flang] [mlir] [MLIR][OpenMP] LLVM IR translation of host_eval (PR #116052)

https://github.com/agozillon edited https://github.com/llvm/llvm-project/pull/116052 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [flang] [mlir] [MLIR][OpenMP] LLVM IR translation of host_eval (PR #116052)

@@ -3889,6 +3889,215 @@ createDeviceArgumentAccessor(MapInfoData &mapData, llvm::Argument &arg, return builder.saveIP(); } +/// Follow uses of `host_eval`-defined block arguments of the given `omp.target` +/// operation and populate output variables with their correspondin

[llvm-branch-commits] [nfc][BoundsChecking] Rename BoundsCheckingOptions into Options (PR #122359)

llvmbot wrote: @llvm/pr-subscribers-llvm-transforms Author: Vitaly Buka (vitalybuka) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/122359.diff 5 Files Affected: - (modified) clang/lib/CodeGen/BackendUtil.cpp (+1-1) - (modified) llvm/include/llvm/Transforms/Instrume

[llvm-branch-commits] [nfc][BoundsChecking] Rename BoundsCheckingOptions into Options (PR #122359)

llvmbot wrote: @llvm/pr-subscribers-clang-codegen Author: Vitaly Buka (vitalybuka) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/122359.diff 5 Files Affected: - (modified) clang/lib/CodeGen/BackendUtil.cpp (+1-1) - (modified) llvm/include/llvm/Transforms/Instrument

[llvm-branch-commits] [nfc][BoundsChecking] Rename BoundsCheckingOptions into Options (PR #122359)

llvmbot wrote: @llvm/pr-subscribers-clang Author: Vitaly Buka (vitalybuka) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/122359.diff 5 Files Affected: - (modified) clang/lib/CodeGen/BackendUtil.cpp (+1-1) - (modified) llvm/include/llvm/Transforms/Instrumentation/Bo

[llvm-branch-commits] [clang] [flang] [lld] [llvm] [Flang][NFC] Move runtime library files to flang-rt. (PR #110298)

github-actions[bot] wrote: :warning: Python code formatter, darker found issues in your code. :warning: You can test this locally with the following command: ``bash darker --check --diff -r baa7cb19d7f77c4be9c283d1662ec6b5d4d0646f...b58bd1ffc06f04755e7611f1f160bcf4d1d21bce flang

[llvm-branch-commits] [flang] [Flang] Optionally do not compile the runtime in-tree (PR #122336)

github-actions[bot] wrote: :warning: Python code formatter, darker found issues in your code. :warning: You can test this locally with the following command: ``bash darker --check --diff -r 11a9773de93c31abf74d5b7c24142c9e25d4515b...582045951e7edaba35e8c6966fa40101f8d54ad9 flang

[llvm-branch-commits] [llvm] [CodeGen][NewPM] Port RegAllocGreedy to NPM (PR #119540)

github-actions[bot] wrote: :warning: C/C++ code formatter, clang-format found issues in your code. :warning: You can test this locally with the following command: ``bash git-clang-format --diff 02202be1a4e7678b4dfbbb2e374f9658eb1aeae6 aec86eefdee9663ef3cbcd41aff035ca9c86a873 --e

[llvm-branch-commits] [llvm] [Support] Recycler: Enforce minimum allocation size (PR #121425)

llvmbot wrote: @llvm/pr-subscribers-llvm-support Author: Akshat Oke (optimisan) Changes Recycler uses reinterpret_cast to an internal structure of size 8. Invalid write occurs if Recycler is used for objects with sizes less than 8. --- Full diff: https://github.com/llvm/llvm-project/pull/

[llvm-branch-commits] [llvm] release/19.x: [cmake] Include GNUInstallDirs before using variables defined by it. (#83807) (PR #121410)

https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/121410 Backport 5bbd5984306ab0bdd89a2e81cd4965e5ae51c3fb Requested by: @mgorny >From 27df56d7de461e4fbd04e656cdec98b504eff558 Mon Sep 17 00:00:00 2001 From: Vassil Vassilev Date: Thu, 22 Aug 2024 13:04:33 +0200 Subje

[llvm-branch-commits] [llvm] release/19.x: [cmake] Include GNUInstallDirs before using variables defined by it. (#83807) (PR #121410)

https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/121410 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] release/19.x: [cmake] Include GNUInstallDirs before using variables defined by it. (#83807) (PR #121410)

llvmbot wrote: @petrhosek What do you think about merging this PR to the release branch? https://github.com/llvm/llvm-project/pull/121410 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/lis

[llvm-branch-commits] [flang] [flang][OpenMP] Allow utility constructs in specification part (PR #121509)

llvmbot wrote: @llvm/pr-subscribers-flang-parser @llvm/pr-subscribers-flang-fir-hlfir Author: Krzysztof Parzyszek (kparzysz) Changes Allow utility constructs (error and nothing) to appear in the specification part as well as the execution part. The exception is "ERROR AT(EXECUTION)" whic

[llvm-branch-commits] [flang] [flang][OpenMP] Allow utility constructs in specification part (PR #121509)

llvmbot wrote: @llvm/pr-subscribers-flang-openmp Author: Krzysztof Parzyszek (kparzysz) Changes Allow utility constructs (error and nothing) to appear in the specification part as well as the execution part. The exception is "ERROR AT(EXECUTION)" which should only be in the execution par

[llvm-branch-commits] [flang] [flang][OpenMP] Allow utility constructs in specification part (PR #121509)

llvmbot wrote: @llvm/pr-subscribers-flang-semantics Author: Krzysztof Parzyszek (kparzysz) Changes Allow utility constructs (error and nothing) to appear in the specification part as well as the execution part. The exception is "ERROR AT(EXECUTION)" which should only be in the execution

[llvm-branch-commits] [llvm] release/19.x: [RISCV] Don't create BuildPairF64 or SplitF64 nodes without D or Zdinx. (#116159) (PR #121501)

llvmbot wrote: @llvm/pr-subscribers-backend-risc-v Author: Craig Topper (topperc) Changes The fix in ReplaceNodeResults is the only one really required for the known crash. I couldn't hit the case in LowerOperation because that requires (f64 (bitcast i64)), but the result type is soften

[llvm-branch-commits] [flang] [flang][OpenMP] Allow utility constructs in specification part (PR #121509)

github-actions[bot] wrote: :warning: C/C++ code formatter, clang-format found issues in your code. :warning: You can test this locally with the following command: ``bash git-clang-format --diff 7efde1db717ee0f58564d919810b681170b7fdcb dd75856e006930b91267c1c93346df9b5880d4b5 --e

[llvm-branch-commits] [llvm] [X86] load atomic vector tests for combine (PR #120640)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120640 >From 13ea377347ae290aa2093f783e56e2721156a399 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 16:25:55 -0500 Subject: [PATCH] [X86] load atomic vector tests for combine Vector types of 2 elements tha

[llvm-branch-commits] [llvm] [X86] Add atomic vector tests for unaligned >1 sizes. (PR #120387)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120387 >From 64e813bf4f6e8546abe99a6864cc1f360288fbab Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:40:32 -0500 Subject: [PATCH] [X86] Add atomic vector tests for unaligned >1 sizes. Unaligned atomic ve

[llvm-branch-commits] [llvm] [X86] load atomic vector tests for combine (PR #120640)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120640 >From 13ea377347ae290aa2093f783e56e2721156a399 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 16:25:55 -0500 Subject: [PATCH] [X86] load atomic vector tests for combine Vector types of 2 elements tha

[llvm-branch-commits] [llvm] [AtomicExpand] Add bitcasts when expanding load atomic vector (PR #120716)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120716 >From 61ec1efbacdfd94bddd82b36da5acd92318486ff Mon Sep 17 00:00:00 2001 From: jofrn Date: Fri, 20 Dec 2024 06:14:28 -0500 Subject: [PATCH] [AtomicExpand] Add bitcasts when expanding load atomic vector AtomicExpan

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load (PR #120598)

https://github.com/jofrn edited https://github.com/llvm/llvm-project/pull/120598 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [X86] Manage atomic load of fp -> int promotion in DAG (PR #120386)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120386 >From 4911c029665a09c33553dd2a90c473f5e789a58b Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:38:23 -0500 Subject: [PATCH] [X86] Manage atomic load of fp -> int promotion in DAG When lowering atom

[llvm-branch-commits] [llvm] [AtomicExpand] Add bitcasts when expanding load atomic vector (PR #120716)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120716 >From 61ec1efbacdfd94bddd82b36da5acd92318486ff Mon Sep 17 00:00:00 2001 From: jofrn Date: Fri, 20 Dec 2024 06:14:28 -0500 Subject: [PATCH] [AtomicExpand] Add bitcasts when expanding load atomic vector AtomicExpan

[llvm-branch-commits] [llvm] [AtomicExpand] Add bitcasts when expanding load atomic vector (PR #120716)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120716 >From 61ec1efbacdfd94bddd82b36da5acd92318486ff Mon Sep 17 00:00:00 2001 From: jofrn Date: Fri, 20 Dec 2024 06:14:28 -0500 Subject: [PATCH] [AtomicExpand] Add bitcasts when expanding load atomic vector AtomicExpan

[llvm-branch-commits] [llvm] [X86] Add atomic vector tests for unaligned >1 sizes. (PR #120387)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120387 >From 64e813bf4f6e8546abe99a6864cc1f360288fbab Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:40:32 -0500 Subject: [PATCH] [X86] Add atomic vector tests for unaligned >1 sizes. Unaligned atomic ve

[llvm-branch-commits] [llvm] [X86] load atomic vector tests for combine (PR #120640)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120640 >From 13ea377347ae290aa2093f783e56e2721156a399 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 16:25:55 -0500 Subject: [PATCH] [X86] load atomic vector tests for combine Vector types of 2 elements tha

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load (PR #120598)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120598 >From 2c51f72fe2a0a35e3fd01ff2ff989d64a57b2731 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 11:19:39 -0500 Subject: [PATCH] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load Vector ty

[llvm-branch-commits] [llvm] [SelectionDAG] Legalize <1 x T> vector types for atomic load (PR #120385)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120385 >From d75063f62509c33053f6271c4ab34667ad97c232 Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:37:17 -0500 Subject: [PATCH] [SelectionDAG] Legalize <1 x T> vector types for atomic load `load atomic

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load (PR #120598)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120598 >From 2c51f72fe2a0a35e3fd01ff2ff989d64a57b2731 Mon Sep 17 00:00:00 2001 From: jofrn Date: Thu, 19 Dec 2024 11:19:39 -0500 Subject: [PATCH] [SelectionDAG][X86] Widen <2 x T> vector types for atomic load Vector ty

[llvm-branch-commits] [llvm] [X86] Add atomic vector tests for unaligned >1 sizes. (PR #120387)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120387 >From 64e813bf4f6e8546abe99a6864cc1f360288fbab Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:40:32 -0500 Subject: [PATCH] [X86] Add atomic vector tests for unaligned >1 sizes. Unaligned atomic ve

[llvm-branch-commits] [llvm] [X86] Manage atomic load of fp -> int promotion in DAG (PR #120386)

https://github.com/jofrn updated https://github.com/llvm/llvm-project/pull/120386 >From 4911c029665a09c33553dd2a90c473f5e789a58b Mon Sep 17 00:00:00 2001 From: jofrn Date: Wed, 18 Dec 2024 03:38:23 -0500 Subject: [PATCH] [X86] Manage atomic load of fp -> int promotion in DAG When lowering atom

[llvm-branch-commits] [llvm] [X86] load atomic vector tests for combine (PR #120640)

https://github.com/jofrn edited https://github.com/llvm/llvm-project/pull/120640 ___ llvm-branch-commits mailing list [email protected] https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

<    73   74   75   76   77   78   79   80   81   82   >