Module: Mesa
Branch: master
Commit: 1372ccfe6f812db65a0e9c467edb4565c56e6677
URL:    
http://cgit.freedesktop.org/mesa/mesa/commit/?id=1372ccfe6f812db65a0e9c467edb4565c56e6677

Author: Marek Olšák <marek.ol...@amd.com>
Date:   Tue Apr  3 19:32:12 2018 -0400

radeonsi: disable TC-compat HTILE on Tonga and Iceland

Acked-by: Samuel Pitoiset <samuel.pitoi...@gmail.com>
Tested-by: Dieter Nützel <die...@nuetzel-hh.de>

---

 src/gallium/drivers/radeonsi/si_texture.c | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/src/gallium/drivers/radeonsi/si_texture.c 
b/src/gallium/drivers/radeonsi/si_texture.c
index b1a47dd606..17957f18a5 100644
--- a/src/gallium/drivers/radeonsi/si_texture.c
+++ b/src/gallium/drivers/radeonsi/si_texture.c
@@ -1442,6 +1442,13 @@ struct pipe_resource *si_texture_create(struct 
pipe_screen *screen,
        bool is_flushed_depth = templ->flags & SI_RESOURCE_FLAG_FLUSHED_DEPTH;
        bool tc_compatible_htile =
                sscreen->info.chip_class >= VI &&
+               /* There are issues with TC-compatible HTILE on Tonga (and
+                * Iceland is the same design), and documented bug workarounds
+                * don't help. For example, this fails:
+                *   piglit/bin/tex-miplevel-selection 'texture()' 2DShadow 
-auto
+                */
+               sscreen->info.family != CHIP_TONGA &&
+               sscreen->info.family != CHIP_ICELAND &&
                (templ->flags & PIPE_RESOURCE_FLAG_TEXTURING_MORE_LIKELY) &&
                !(sscreen->debug_flags & DBG(NO_HYPERZ)) &&
                !is_flushed_depth &&

_______________________________________________
mesa-commit mailing list
mesa-commit@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/mesa-commit

Reply via email to