https://bugs.freedesktop.org/show_bug.cgi?id=70900
Vinson Lee v...@freedesktop.org changed:
What|Removed |Added
Status|NEW |RESOLVED
In Gen4/5 the render target writes lack an extra parameter for RT0 alpha,
which should be compared to the alpha test value. Instead, each render target
is alpha tested independently, which is not what we want for GL.
This series moves the alpha test into the fragment shader for these gens if
We have to do this in the shader instead, since these gens lack an
independent RT0 alpha value in their render target write messages.
Signed-off-by: Chris Forbes chr...@ijw.co.nz
---
src/mesa/drivers/dri/i965/brw_cc.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git
The same setup is required here as when the user-provided shader
explicitly uses KIL or discard.
Signed-off-by: Chris Forbes chr...@ijw.co.nz
---
src/mesa/drivers/dri/i965/brw_fs.cpp | 2 +-
src/mesa/drivers/dri/i965/brw_fs_generator.cpp | 2 +-
2 files changed, 2 insertions(+), 2
Signed-off-by: Chris Forbes chr...@ijw.co.nz
---
src/mesa/drivers/dri/i965/brw_wm.c | 12
src/mesa/drivers/dri/i965/brw_wm.h | 2 ++
2 files changed, 14 insertions(+)
diff --git a/src/mesa/drivers/dri/i965/brw_wm.c
b/src/mesa/drivers/dri/i965/brw_wm.c
index 0fda490..557ab7a 100644
Signed-off-by: Chris Forbes chr...@ijw.co.nz
---
src/mesa/drivers/dri/i965/brw_fs.cpp | 3 ++
src/mesa/drivers/dri/i965/brw_fs.h | 1 +
src/mesa/drivers/dri/i965/brw_fs_visitor.cpp | 54
3 files changed, 58 insertions(+)
diff --git
Obvious improvement would be to provide the reference value as a
uniform instead of forcing recompiles, but builtin uniforms are crazy
so I thought I'd get it working first.
-- Chris
___
mesa-dev mailing list
mesa-dev@lists.freedesktop.org
---
cc: Andreas Boll andreas.boll@gmail.com
Andreas, this patch should fix the issue with SB on RV770 that you
reported on IRC (assert with interpolation-mixed.shader_test).
There are no piglit regressions with this patch on my evergreen,
but I can't test with r700 or any other chips.
Signed-off-by: Rico Schüller kgbric...@web.de
---
src/mesa/main/texparam.c | 12 ++--
1 Datei geändert, 6 Zeilen hinzugefügt(+), 6 Zeilen entfernt(-)
diff --git a/src/mesa/main/texparam.c b/src/mesa/main/texparam.c
index c9d928f..d56b7d9 100644
--- a/src/mesa/main/texparam.c
+++
On Sat, Oct 26, 2013 at 01:07:48PM -0700, Kenneth Graunke wrote:
These patches add some missing flushing, which appears to help. I'm
still getting GPU hangs, but they're much less frequent, and now have
an IPEHR of MI_SEMAPHORE_MBOX. I suspect those may be due to bugs in
my performance
Am 26.10.2013 19:49, schrieb Paul Berry:
On 26 October 2013 07:26, Christian König deathsim...@vodafone.de
mailto:deathsim...@vodafone.de wrote:
Merged the fixes and pushed the result this morning.
Did you by any chance run make check? I'm seeing the following failure:
Nope, sorry
On 18 October 2013 17:24, Anuj Phogat anuj.pho...@gmail.com wrote:
Setting bilinear_filter flag in case of multisample blits with
GL_LINEAR filter causes incorrect behavior in translate_dst_to_src()
function. This broke Modern Warfare (1, 2 and 3) on SNB, IVB and HSW.
Tested on SNB and IVB,
On 20 October 2013 09:20, Marek Olšák mar...@gmail.com wrote:
From: Marek Olšák marek.ol...@amd.com
This avoids a defect in lower_output_reads.
The problem is lower_output_reads treats the gl_FragData array as a single
variable. It first redirects all output writes to a temporary variable
https://bugs.freedesktop.org/show_bug.cgi?id=70864
--- Comment #6 from Fabio Pedretti fabio@libero.it ---
(In reply to comment #5)
(In reply to comment #3)
Thanks but it doesn't look they are hardlinks anyway, the md5sum all differ,
also their size is slightly different.
Strange,
Thanks for your answer,
2013/10/26 Grigori Goronzy g...@chown.ath.cx:
On 26.10.2013 16:31, Peter Frühberger wrote:
Hi,
I looked at the openmax decoder posted yesterday and have seen that
only two fields are missing to also decode hi10p with the current
vdpau uvd infrastructure in place.
I
From f188c10862f30205a7838a2e5f09d3e3a9b18f59 Mon Sep 17 00:00:00 2001
From: David Heidelberger david.heidelber...@ixit.cz
Date: Fri, 25 Oct 2013 18:07:05 +0200
Subject: [PATCH v2] clover: mark gcc 4.7.0 as broken
It certainly not compile on 4.7.0, if I recall corectly Tom Stellard
said it
On 26 October 2013 00:47, Timothy Arceri t_arc...@yahoo.com.au wrote:
On Fri, 2013-10-25 at 14:51 -0700, Paul Berry wrote:
+ _mesa_glsl_error(loc, state,
+is_initializer ? initializer : value
+ of type %s cannot be assigned to
On 21 October 2013 11:20, Eric Anholt e...@anholt.net wrote:
Orbital Explorer was generating a 4000 instruction geometry shader, which
was taking 275 trips through dead code elimination and register
coalescing, each of which updated live variables to get its work done, and
invalidated those
https://bugs.freedesktop.org/show_bug.cgi?id=64386
Götz goetzchr...@gmail.com changed:
What|Removed |Added
Summary|Stellarium : white screen |[865G] White screen using
Fixes a boat load of Piglit tests for me, which crashed like fdo#70913
before.
Thanks to Michel Dänzer for the tip.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=70913
Signed-off-by: Kai Wasserbäch k...@dev.carbon-project.org
---
src/gallium/drivers/radeonsi/radeonsi_shader.c | 2 +-
1
On Sun, Oct 27, 2013 at 4:19 PM, Paul Berry stereotype...@gmail.com wrote:
On 20 October 2013 09:20, Marek Olšák mar...@gmail.com wrote:
From: Marek Olšák marek.ol...@amd.com
This avoids a defect in lower_output_reads.
The problem is lower_output_reads treats the gl_FragData array as a
https://bugs.freedesktop.org/show_bug.cgi?id=70932
Priority: medium
Bug ID: 70932
Assignee: mesa-dev@lists.freedesktop.org
Summary: Account request with git commit access to mesa
Severity: normal
Classification: Unclassified
https://bugs.freedesktop.org/show_bug.cgi?id=70932
--- Comment #1 from Emil Velikov emil.l.veli...@gmail.com ---
Created attachment 88197
-- https://bugs.freedesktop.org/attachment.cgi?id=88197action=edit
GPG public key
--
You are receiving this mail because:
You are the assignee for the bug.
From: Ian Romanick ian.d.roman...@intel.com
This will simplify the addition of layout(location) qualifiers for
separate shader objects. This was validated with new piglit tests
arb_explicit_attrib_location/1.30/compiler/not-enabled-01.vert and
From: Ian Romanick ian.d.roman...@intel.com
Use mode_string to get the name of the variable mode. Slightly change
the control flow. Both of these changes make it easier to support
separate shader object location layouts.
The format of the message changed because mode_string can return a
string
From: Gregory Hainaut gregory.hain...@gmail.com
The return value has been unused since commit d348b0c. This was
originally included in another patch, but it was split out by Ian
Romanick.
Reviewed-by: Ian Romanick ian.d.roman...@intel.com
Cc: Eric Anholt e...@anholt.net
---
From: Ian Romanick ian.d.roman...@intel.com
I made this a function (instead of a method of ir_variable) because it
made the change set smaller, and I expect that there will be an overload
that takes an ir_var_mode enum. Having both functions used the same way
seemed better.
v2: Add missing case
From: Ian Romanick ian.d.roman...@intel.com
Future patches will add some extra code to this path, and some of that
code will want to exit from the explicit location code early.
Signed-off-by: Ian Romanick ian.d.roman...@intel.com
---
src/glsl/ast_to_hir.cpp | 159
From: Ian Romanick ian.d.roman...@intel.com
Since the separation of ir_var_function_in and ir_var_shader_in (similar
for out), this check is no longer necessary. Previously, global_scope
was the only way to tell which was which.
Signed-off-by: Ian Romanick ian.d.roman...@intel.com
---
On 10/26/2013 10:32 AM, Paul Berry wrote:
This will let us use strcasecmp() from anywhere inside Mesa without
having to worry about the fact that it doesn't exist in MSVC.
Yeah, this looks like what I had in mind.
Reviewed-by: Ian Romanick ian.d.roman...@intel.com
---
On 21 October 2013 17:48, Eric Anholt e...@anholt.net wrote:
Things blew up when I enabled the debug register spill code without
disabling 16-wide, so I decided to just fix 16-wide spilling.
We still don't generate 16-wide when register spilling happens as part of
allocation (since we expect
On 21 October 2013 17:48, Eric Anholt e...@anholt.net wrote:
This avoids a lot of message setup we had to do otherwise. Improves
GLB2.7 performance with register spilling force enabled by 1.6442% +/-
0.553218% (n=4).
---
src/mesa/drivers/dri/i965/brw_defines.h| 7
https://bugs.freedesktop.org/show_bug.cgi?id=70932
--- Comment #2 from Matt Turner matts...@gmail.com ---
I'm happy to give Emil access. Okay by me.
--
You are receiving this mail because:
You are the assignee for the bug.
___
mesa-dev mailing list
33 matches
Mail list logo
