Re: V3 [PATCH] x86: Add X86_ENDBR and CET marker to config.m4.in

2020-03-09 Thread Simo Sorce
On Mon, 2020-03-09 at 14:59 -0700, H.J. Lu wrote: > On Mon, Mar 9, 2020 at 2:42 PM Simo Sorce wrote: > > On Mon, 2020-03-09 at 14:31 -0700, H.J. Lu wrote: > > > On Mon, Mar 9, 2020 at 2:15 PM Simo Sorce wrote: > > > > On Mon, 2020-03-09 at 12:46 -0700, H.J. Lu wrote: > > > > > On Mon, Mar 9,

Re: V3 [PATCH] x86: Add X86_ENDBR and CET marker to config.m4.in

2020-03-09 Thread Simo Sorce
On Mon, 2020-03-09 at 14:31 -0700, H.J. Lu wrote: > On Mon, Mar 9, 2020 at 2:15 PM Simo Sorce wrote: > > On Mon, 2020-03-09 at 12:46 -0700, H.J. Lu wrote: > > > On Mon, Mar 9, 2020 at 12:22 PM Simo Sorce wrote: > > > > On Mon, 2020-03-09 at 15:19 -0400, Simo Sorce wrote: > > > > > On Mon,

Re: V3 [PATCH] x86: Add X86_ENDBR and CET marker to config.m4.in

2020-03-09 Thread Simo Sorce
On Mon, 2020-03-09 at 12:46 -0700, H.J. Lu wrote: > On Mon, Mar 9, 2020 at 12:22 PM Simo Sorce wrote: > > On Mon, 2020-03-09 at 15:19 -0400, Simo Sorce wrote: > > > On Mon, 2020-03-09 at 11:56 -0700, H.J. Lu wrote: > > > > On Mon, Mar 9, 2020 at 11:19 AM Simo Sorce wrote: > > > > > On Mon,

Re: [PATCH] x86: Add X86_ENDBR and CET marker to config.m4.in

2020-03-09 Thread Simo Sorce
On Mon, 2020-03-09 at 15:19 -0400, Simo Sorce wrote: > On Mon, 2020-03-09 at 11:56 -0700, H.J. Lu wrote: > > On Mon, Mar 9, 2020 at 11:19 AM Simo Sorce wrote: > > > On Mon, 2020-03-09 at 19:03 +0100, Niels Möller wrote: > > > > Simo Sorce writes: > > > > > > > > > The patchset i solder than I

Re: [PATCH] x86: Add X86_ENDBR and CET marker to config.m4.in

2020-03-09 Thread Simo Sorce
On Mon, 2020-03-09 at 11:56 -0700, H.J. Lu wrote: > On Mon, Mar 9, 2020 at 11:19 AM Simo Sorce wrote: > > On Mon, 2020-03-09 at 19:03 +0100, Niels Möller wrote: > > > Simo Sorce writes: > > > > > > > The patchset i solder than I did remember, April 2019 > > > > But I recall running at least one

Re: [PATCH v2 1/3] chacha: add function to set initial block counter

2020-03-09 Thread Niels Möller
Daiki Ueno writes: > From: Daiki Ueno > > The ChaCha20 based header protection algorithm in QUIC requires a way > to set the initial value of counter: > https://quicwg.org/base-drafts/draft-ietf-quic-tls.html#name-chacha20-based-header-prote > > This will add a new function chacha_set_counter,

Re: [PATCH] x86: Add X86_ENDBR and CET marker to config.m4.in

2020-03-09 Thread Simo Sorce
On Mon, 2020-03-09 at 19:03 +0100, Niels Möller wrote: > Simo Sorce writes: > > > The patchset i solder than I did remember, April 2019 > > But I recall running at least one version of it on our CET emulator @ > > Red Hat. > > Sorry I forgot to followup on that. It seems only the first easy

Re: [PATCH] x86: Add X86_ENDBR and CET marker to config.m4.in

2020-03-09 Thread Niels Möller
Simo Sorce writes: > The patchset i solder than I did remember, April 2019 > But I recall running at least one version of it on our CET emulator @ > Red Hat. Sorry I forgot to followup on that. It seems only the first easy cleanup patch, "Add missing EPILOGUEs in assembly files", was applied

Re: [PATCH] x86: Add X86_ENDBR and CET marker to config.m4.in

2020-03-09 Thread Simo Sorce
On Mon, 2020-03-09 at 08:33 -0700, H.J. Lu wrote: > On Mon, Mar 9, 2020 at 5:36 AM Simo Sorce wrote: > > On Sat, 2020-03-07 at 17:49 +0100, Niels Möller wrote: > > > "H.J. Lu" writes: > > > > > > > Intel Control-flow Enforcement Technology (CET): > > > > > > > >

Re: [PATCH] x86: Add X86_ENDBR and CET marker to config.m4.in

2020-03-09 Thread Simo Sorce
On Sat, 2020-03-07 at 17:49 +0100, Niels Möller wrote: > "H.J. Lu" writes: > > > Intel Control-flow Enforcement Technology (CET): > > > > https://software.intel.com/en-us/articles/intel-sdm > > > > contains shadow stack (SHSTK) and indirect branch tracking (IBT). When > > CET is enabled, ELF

[PATCH v2 1/3] chacha: add function to set initial block counter

2020-03-09 Thread Daiki Ueno
From: Daiki Ueno The ChaCha20 based header protection algorithm in QUIC requires a way to set the initial value of counter: https://quicwg.org/base-drafts/draft-ietf-quic-tls.html#name-chacha20-based-header-prote This will add a new function chacha_set_counter, which takes an 8-octet initial

[PATCH v2 3/3] doc: match ChaCha-Poly1305 documentation to the implementation

2020-03-09 Thread Daiki Ueno
From: Daiki Ueno While the documentation said the nonce size is 8 octets, the implementation actually assumed 12 octets following RFC 7539. Signed-off-by: Daiki Ueno --- nettle.texinfo | 19 +++ 1 file changed, 7 insertions(+), 12 deletions(-) diff --git a/nettle.texinfo

[PATCH v2 2/3] chacha: add variant that treats counter value as 32-bit

2020-03-09 Thread Daiki Ueno
From: Daiki Ueno The ChaCha-Poly1305 implementation previously used the chacha_crypt function that assumes the block counter is 64-bit long, while RFC 8439 defines that the counter is 32-bit long. Although this should be fine as long as up to 256 gigabytes of data is encrypted with the same