Hi,
[+cc John Crispin]
On Sat, Jan 21, 2023 at 2:45 PM Arınç ÜNAL wrote:
>
> On 21.01.2023 10:56, Sergio Paracuellos wrote:
> > Hi,
> >
> > On Sat, Jan 21, 2023 at 7:03 AM Arınç ÜNAL wrote:
> >>
> >> Pins from 22 to 33 are on the rgmii2 pin group. T
Hi,
On Sat, Jan 21, 2023 at 1:19 PM Lukas Zeller wrote:
>
> Hi,
>
> > On 21 Jan 2023, at 08:56, Sergio Paracuellos
> > wrote:
> >
> > [...] Yes, you have to claim the pin group as gpio on the device tree to
> > make this work.
>
> This revals a
be used.
> >
> > If we make it work, any GPIO defined on devicetree or exported from
> > userspace will automatically have the function of the pin group it's in set
> > to gpio, completely getting rid of the need for explicitly defining
> > functions of certain pi
On Wed, Oct 19, 2022 at 6:02 AM Sergio Paracuellos
wrote:
>
> On Wed, Oct 19, 2022 at 1:10 AM Rosen Penev wrote:
> >
> > On Tue, Oct 18, 2022 at 3:50 PM Peter Naulls wrote:
> > >
> > > On 10/18/22 17:10, Lukas Zeller wrote:
> > > .
> > > &g
real replacement yet (see details in [1],[2]).
> >
> > Yes, I see.
> >
> > I have a mix of C and scripted GPIO access in my setup, and certainly I can
> > move to libgpiod for that - or just just access them as files with
> > named GPIOs as setup per the DTS.
>
On Thu, Feb 18, 2021 at 2:13 PM Stijn Segers wrote:
>
> As suggested by Sergio, this adds GPIOs 19 and 8 explicitly into the
> DIR-860L DTS, so the PCI-E ports get reset and the N radio (radio1)
> on PCI-E port 1 comes up reliably.
>
> Fixes the following error that
On Sat, Feb 13, 2021 at 10:51 AM Stijn Segers wrote:
>
> As suggested by Sergio, this adds GPIOs 19 and 8 explicitly into the
> DIR-860L DTS, so the PCI-E ports get reset and the N radio (radio1)
> on PCI-E port 1 comes up reliably.
>
> Fixes the following error that
pin 21 (io21)
> pin 22 (io22)
> pin 23 (io23)
> pin 24 (io24)
> pin 25 (io25)
> pin 26 (io26)
> pin 27 (io27)
> pin 28 (io28)
> pin 29 (io29)
> pin 30 (io30)
> pin 31 (io31)
> pin 32 (io32)
> pin 33 (io33)
> pin 34 (io34)
> pin 35 (io35)
> pin 36 (io
On Fri, Apr 10, 2020 at 1:36 PM Sergio Paracuellos
wrote:
>
> Hi André,
>
> On Fri, Apr 10, 2020 at 11:36 AM Andre Valentin wrote:
> >
> > Hi Sergio,
> >
> > the device has an onboard LTE modem. Tonight I noticed that the originial
> > pci driver
>
Hi André,
On Fri, Apr 10, 2020 at 11:36 AM Andre Valentin wrote:
>
> Hi Sergio,
>
> the device has an onboard LTE modem. Tonight I noticed that the originial pci
> driver
> must have changed some additional GPIO pins.
> After more testing, I found the GPIO and the LTE devi
Hi Andre,
On Thu, Apr 9, 2020 at 12:19 PM Andre Valentin wrote:
>
> Am 09.04.20 um 06:48 schrieb Sergio Paracuellos:
> > On Thu, Apr 9, 2020 at 6:36 AM Sergio Paracuellos
> > wrote:
> >>
> >> Hi again,
> >>
> >> On Thu, Apr 9, 2020 at 5:57 A
On Thu, Apr 9, 2020 at 6:36 AM Sergio Paracuellos
wrote:
>
> Hi again,
>
> On Thu, Apr 9, 2020 at 5:57 AM Sergio Paracuellos
> wrote:
> >
> > Hi Andre,
> >
> > On Wed, Apr 8, 2020 at 9:30 AM Sergio Paracuellos
> > wrote:
> > >
> >
Hi again,
On Thu, Apr 9, 2020 at 5:57 AM Sergio Paracuellos
wrote:
>
> Hi Andre,
>
> On Wed, Apr 8, 2020 at 9:30 AM Sergio Paracuellos
> wrote:
> >
> > Hi André,
> >
> >
> > On Wed, Apr 8, 2020 at 9:13 AM Andre Valentin wrote:
> > >
>
Hi Andre,
On Wed, Apr 8, 2020 at 9:30 AM Sergio Paracuellos
wrote:
>
> Hi André,
>
>
> On Wed, Apr 8, 2020 at 9:13 AM Andre Valentin wrote:
> >
> > Hi Sergio!
> >
> > Am 08.04.20 um 06:28 schrieb Sergio Paracuellos:
> > > Hi Andre,
> >
Hi André,
On Wed, Apr 8, 2020 at 9:13 AM Andre Valentin wrote:
>
> Hi Sergio!
>
> Am 08.04.20 um 06:28 schrieb Sergio Paracuellos:
> > Hi Andre,
> >
> > On Tue, Apr 7, 2020 at 9:28 PM Andre Valentin wrote:
> >>
> >> Am 07.04.20 um 20:05 schrieb
Hi Andre,
On Tue, Apr 7, 2020 at 9:28 PM Andre Valentin wrote:
>
> Am 07.04.20 um 20:05 schrieb Sergio Paracuellos:
> > Hi,
> >
> > On Tue, Apr 7, 2020 at 12:16 PM Chuanhong Guo wrote:
> >>
> >> [CC Sergio who worked on upstream PCIE driver]
>
Hi,
On Tue, Apr 7, 2020 at 12:16 PM Chuanhong Guo wrote:
>
> [CC Sergio who worked on upstream PCIE driver]
>
> On Tue, Apr 7, 2020 at 4:45 PM Andre Valentin wrote:
> >
> > Hi!
> >
> > Currently I'm having some serious problems with the new 5.4 port.
> &g
. Please, have you got any progress with i2s and alsa soc?
Sergio
___
openwrt-devel mailing list
openwrt-devel@lists.openwrt.org
https://lists.openwrt.org/cgi-bin/mailman/listinfo/openwrt-devel
John Crispin blogic at openwrt.org writes:
sorry, been too busy and i doubt i will have time in the near future to
look at it :(
Oooh! Too bad :))
John, could you teld me some tips on how to progress with it and RT5350 cpu
instead MT7620? I've defined a new section in
Hello.
I'm not sure that this is right place to say this, but.
The https certificate will expire the day after tomorrow. On 15th of
July. Please don't forget to renew it!
--
sergio.
___
openwrt-devel mailing list
openwrt-devel@lists.openwrt.org
Hello.
Does atheros 8327 switch chip supported by openwrt or linux at all?
--
sergio.
___
openwrt-devel mailing list
openwrt-devel@lists.openwrt.org
https://lists.openwrt.org/mailman/listinfo/openwrt-devel
21 matches
Mail list logo
