Re: [OpenWrt-Devel] Add support for AVM Fritzbox 7360 SL

2016-05-07 Thread Sylwek ScApi 

W dniu 2016-05-07 o 09:53, Martin Blumenstingl pisze:

On Sat, May 7, 2016 at 12:40 AM, Sebastian Ortwein  wrote:

Hey

I have tried do get openwrt working on my Fritzbox. Openwrt will start
Network and VDSL Modem is working. But WLAN ist not working. The Chip is
supported bei the ath9k driver. Any hint how I can get Wifi working ?

I see you already got most things working - see my comments inline.


root@OpenWrt:/# dmesg
[0.00] Linux version 4.4.7 (sebastian@sebastian-desktop) (gcc
version 5.3.0 (OpenWrt GCC 5.3.0 r49296) ) #1 Fri May 6 22:23:36 UTC 2016
[0.00] SoC: xRX200 rev 1.1
[0.00] bootconsole [early0] enabled
[0.00] CPU0 revision is: 00019555 (MIPS 34Kc)
[0.00] MIPS: machine is FRITZ7360SL - 1&1 HomeServer
[0.00] Determined physical RAM map:
[0.00]  memory: 0800 @  (usable)
[0.00] Initrd not found or empty - disabling initrd
[0.00] Zone ranges:
[0.00]   Normal   [mem 0x-0x07ff]
[0.00] Movable zone start for each node
[0.00] Early memory node ranges
[0.00]   node   0: [mem 0x-0x07ff]
[0.00] Initmem setup node 0 [mem
0x-0x07ff]
[0.00] On node 0 totalpages: 32768
[0.00] free_area_init_node: node 0, pgdat 804d6390, node_mem_map
81007a80
[0.00]   Normal zone: 256 pages used for memmap
[0.00]   Normal zone: 0 pages reserved
[0.00]   Normal zone: 32768 pages, LIFO batch:7
[0.00] Primary instruction cache 32kB, VIPT, 4-way, linesize 32
bytes.
[0.00] Primary data cache 32kB, 4-way, VIPT, cache aliases, linesize
32 bytes
[0.00] pcpu-alloc: s0 r0 d32768 u32768 alloc=1*32768
[0.00] pcpu-alloc: [0] 0
[0.00] Built 1 zonelists in Zone order, mobility grouping on.  Total
pages: 32512
[0.00] Kernel command line: console=ttyLTQ0,115200 init=/etc/preinit
[0.00] PID hash table entries: 512 (order: -1, 2048 bytes)
[0.00] Dentry cache hash table entries: 16384 (order: 4, 65536
bytes)
[0.00] Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
[0.00] Writing ErrCtl register=00064202
[0.00] Readback ErrCtl register=00064202
[0.00] Memory: 123376K/131072K available (3764K kernel code, 164K
rwdata, 1144K rodata, 1184K init, 211K bss, 7696K reserved, 0K cma-reserved)
[0.00] SLUB: HWalign=32, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
[0.00] NR_IRQS:256
[0.00] CPU Clock: 500MHz
[0.00] clocksource: MIPS: mask: 0x max_cycles: 0x,
max_idle_ns: 7645041786 ns
[0.12] sched_clock: 32 bits at 250MHz, resolution 4ns, wraps every
8589934590ns
[0.007862] Calibrating delay loop... 332.54 BogoMIPS (lpj=665088)
[0.042318] pid_max: default: 32768 minimum: 301
[0.047171] Mount-cache hash table entries: 1024 (order: 0, 4096 bytes)
[0.053731] Mountpoint-cache hash table entries: 1024 (order: 0, 4096
bytes)
[0.03] clocksource: jiffies: mask: 0x max_cycles:
0x, max_idle_ns: 764504178510 ns
[0.076441] pinctrl core: initialized pinctrl subsystem
[0.082322] NET: Registered protocol family 16
[0.091448] pinctrl-xway 1e100b10.pinmux: Init done
[0.096999] dma-xway 1e104100.dma: Init done - hw rev: 7, ports: 7,
channels: 28
[ 0.206470] dcdc-xrx200 1f106a00.dcdc: Core Voltage : 1016 mV
[ 0.347018] usbcore: registered new interface driver usbfs
[ 0.352523] usbcore: registered new interface driver hub
[ 0.357878] usbcore: registered new device driver usb
[ 0.363254] PCI host bridge to bus :00
[ 0.367244] pci_bus :00: root bus resource [mem 0x1c00-0x1cff]
[ 0.374158] pci_bus :00: root bus resource [io 0x1d80-0x1d8f]
[ 0.381101] pci_bus :00: root bus resource [??? 0x flags 0x0]
[ 0.387957] pci_bus :00: No busn resource found for root bus, will use
[bus 00-ff]
[ 0.395990] pci :00:00.0: [15d1:0011] type 01 class 0x06
[ 0.396028] ifx_pcie_rc_class_early_fixup: fixed pcie host bridge to pci-pci
bridge
[ 0.413669] ifx_pcie_fixup_resource: fixup host controller :00:00.0
(15d1:0011)
[ 0.421261] pci :00:00.0: PME# supported from D0 D3hot
[ 0.421831] pci :01:00.0: [168c:ff1c] type 00 class 0x02

ff1c means that the calibration data was not loaded yet - see
FRITZ3370.dts for example.

Agreed.

[ 0.421921] pci :01:00.0: reg 0x10: [mem 0x-0x 64bit]
[ 0.422076] pci :01:00.0: supports D1
[ 0.422096] pci :01:00.0: PME# supported from D0 D1 D3hot
[ 0.422408] pci_bus :01: busn_res: [bus 01-ff] end is updated to 01
[ 0.422448] pci_bus :00: busn_res: [bus 00-ff] end is updated to 01
[ 0.422506] pci :00:00.0: BAR 8: assigned [mem 0x1c00-0x1c0f]
[ 0.429195] pci :01:00.0: BAR 0: assigned [mem 0x1c00-0x1c00
64bit]
[ 0.436557] pci :00:00.0: PCI bridge to [bus 01]
[

Re: [OpenWrt-Devel] [PATCH v3] lantiq: get more status information from xDSL

2015-08-06 Thread Sylwek ScApi 
I don't know that You done something wrong, You misunderstood me, as
example We will use this part of patch:
:
@@ -226,16 +609,21 @@ line_state() {
fi
else
if [ $ls = 0x801 ]; then
-   echo Line State:   UP [$ls: $s]
+   echo Line State:   UP
[$ls: $s]
else
-   echo Line State:   DOWN [$ls: $s]
+   echo Line State:
 DOWN [$ls: $s]
fi
fi
 }

Why You replace tab separated words with space separated words ?

Patch is send correctly but why replace tabs ?

My thunderbird is white space broken so You need to look in Your source
patch for reference.

Best Regards

2015-08-06 11:52 GMT+02:00 Florian Eckert eckert.flor...@googlemail.com:

 Hello Petela

 sorry but i dont understand your question!

 I checked out openwrt with git and edited the file. After that i made
 git format-patch -1 and then git send-email --to
 openwrt-devel@lists.openwrt.org
 0001-lantiq-get-more-status-information-from-xDSL.patch. I used the
 same whitespaces in this file as in the other functions of this file
 - in this case it was an tab. What did i made wrong?

 Kind Regards Flo

 2015-08-06 9:15 GMT+02:00 Sylwester Petela ssc...@gmail.com:
  W dniu 2015-08-06 o 07:41, feckert pisze:
 
  Signed-off-by: Florian Eckert eckert.flor...@googlemail.com
  Signed-off-by: Helge Mader hma...@tdt.de
  Tested-by: Martin Blumenstingl martin.blumensti...@googlemail.com
  Tested-by: Andre Heider a.hei...@gmail.com
  ---
 
  v2 fix annex and line mode comma
  v2 fix latency to ms
  v3 fix latency syntax quotation error x ms
  v3 fix echo  separation removed from status function
 
.../lantiq/base-files/lib/functions/lantiq_dsl.sh  |  412
  +++-
1 file changed, 400 insertions(+), 12 deletions(-)
mode change 100644 = 100755
  target/linux/lantiq/base-files/lib/functions/lantiq_dsl.sh
 
  diff --git a/target/linux/lantiq/base-files/lib/functions/lantiq_dsl.sh
  b/target/linux/lantiq/base-files/lib/functions/lantiq_dsl.sh
  old mode 100644
  new mode 100755
  index 56b8652..7809d01
  --- a/target/linux/lantiq/base-files/lib/functions/lantiq_dsl.sh
  +++ b/target/linux/lantiq/base-files/lib/functions/lantiq_dsl.sh
  @@ -19,6 +19,9 @@ dsl_cmd() {
dsl_val() {
  echo $(expr $1 : '.*'$2'=\([-\.[:alnum:]]*\).*')
}
  +dsl_string() {
  +   echo $(expr $1 : '.*'$2'=(\([A-Z0-9,]*\))')
  +}
  #
# Simple divide by 10 routine to cope with one decimal place
  @@ -49,6 +52,16 @@ scale() {
  fi
}
+scale_latency() {
  +   local val=$1
  +   local a
  +   local b
  +
  +   a=$(expr $val / 100)
  +   b=$(expr $val % 100)
  +   printf %d.%d ms ${a} ${b}
  +}
  +
#
# Read the data rates for both directions
#
  @@ -77,7 +90,7 @@ data_rates() {
  echo dsl.data_rate_down_s=\$sdrd\
  echo dsl.data_rate_up_s=\$sdru\
  else
  -   echo Data Rate:${sdrd}/s / ${sdru}/s
  +   echo Data Rate:Down:
  ${sdrd}/s / Up: ${sdru}/s
  fi
}
@@ -92,11 +105,340 @@ chipset() {
  vig=$(dsl_cmd vig)
  cs=$(dsl_val $vig DSL_ChipSetType)
  csv=$(dsl_val $vig DSL_ChipSetHWVersion)
  +   csfw=$(dsl_val $vig DSL_ChipSetFWVersion)
  +   csapi=$(dsl_val $vig DSL_DriverVersionApi)
  if [ $action = lucistat ]; then
  echo dsl.chipset=\${cs} ${csv}\
  +   echo dsl.firmware_version=\${csfw}\
  +   echo dsl.api_version=\${csapi}\
  else
  -   echo Chipset:  ${cs} ${csv}
  +   echo Chipset:  ${cs}
  ${csv}
  +   echo Firmware Version: ${csfw}
  +   echo API Version:
 ${csapi}
  +   fi
  +}
  +
  +#
  +# Vendor information
  +#
  +vendor() {
  +   local lig
  +   local vid
  +   local svid
  +
  +   lig=$(dsl_cmd g997lig 1)
  +   vid=$(dsl_string $lig G994VendorID)
  +   svid=$(dsl_string $lig SystemVendorID)
  +
  +   if [ $action = lucistat ]; then
  +   echo dsl.atuc_vendor_id=\${vid}\
  +   echo dsl.atuc_system_vendor_id=\${svid}\
  +   else
  +   echo ATU-C Vendor ID:  ${vid}
  +   echo ATU-C System Vendor ID:   ${svid}
  +   fi
  +}
  +
  +#
  +# XTSE capabilities
  +#
  +xtse() {
  +   local xtusesg
  +   local xtse1
  +   local xtse2
  +   local xtse3
  +   local xtse4
  +   local xtse5
  +   local xtse6
  +   local xtse7
  +   local xtse8
  +
  +   local xtse_s=
  +
  +   local annex_s=
  +   local line_mode_s=
  +   local cmd=
  +
  +   xtusesg=$(dsl_cmd g997xtusesg)
  +

Re: [OpenWrt-Devel] lantiq v3.18

2015-02-09 Thread Sylwek ScApi 
I'll test it today.
9 lut 2015 13:30 John Crispin blo...@openwrt.org napisał(a):

 Hi,

 i bumped the lantiq support to v3.18 and tested it on 6 different
 boards. I have not tested vdsl support due to lack of a vdsl line.
 could someone please do so.

 @antii: can you rebase/resnd the dwc2 series ? it does not apply to
 the v3.18 patches

 John
 ___
 openwrt-devel mailing list
 openwrt-devel@lists.openwrt.org
 https://lists.openwrt.org/cgi-bin/mailman/listinfo/openwrt-devel

___
openwrt-devel mailing list
openwrt-devel@lists.openwrt.org
https://lists.openwrt.org/cgi-bin/mailman/listinfo/openwrt-devel

[OpenWrt-Devel] [Driver]Lantiq Xway Wave300 source code

2013-03-22 Thread Sylwek ScApi 
I'm trying to port OpenWRT on cople of Routers equipped with this wireless
chip but unfortunately I cannot find any source code that include these
drivers, can anyone point me to device containing this wireless chip and
its source code.

I know that Livebox 2.1 (Arcadyan) and SpeedPort W921V but lack of source
code.
___
openwrt-devel mailing list
openwrt-devel@lists.openwrt.org
https://lists.openwrt.org/mailman/listinfo/openwrt-devel