On Tue, 2009-10-06 at 19:26 +0200, stephane eranian wrote:
> >> As a result of the constraints, it is possible for some event groups
> >> to never actually be loaded onto the PMU if they contain two events
> >> which can only be measured on a single counter. That situation can be
Peter Zijlstra writes:
> > By design of this API, the user should never be concerned about
> > ordering the events
> > in a group a certain way to get a successful assignment to counters.
> > This should all
> > be handled by the kernel.
>
> Agreed, the POWER implementation actually does this qui
Paul,
On Wed, Oct 7, 2009 at 1:15 PM, Paul Mackerras wrote:
> Peter Zijlstra writes:
>
>> > By design of this API, the user should never be concerned about
>> > ordering the events
>> > in a group a certain way to get a successful assignment to counters.
>> > This should all
>> > be handled by th
Dear all,
First of all, I'm quite a newbie on perfmon, I hope my 2 questions will
not be too stupid and I apologize if it is the case. Before writing to
this mailing-list, I googlized and search in the list archive, without
success.
I'm currently integrating a performance monitoring module into a
Dear all,
First of all, I'm quite a newbie on perfmon, I hope my 2 questions will
not be too stupid and I apologize if it is the case. Before writing to
this mailing-list, I googlized and search in the list archive, without
success.
I'm currently integrating a performance monitoring module into a
Hi -
First, note that these events count micro-operations (not full "macro"
instructions)
that *executed* in the floating-point unit (but did not, necessarily, retire).
(The event names used below may not be exactly the same as those used by
perfmon2.)
At the highest level on Corei7, total micr
Vincent,
Hugh is right!
Be careful than on Core i7, micro-ops are counted not instructions.
Other users have also reported variations in the number of
micro-ops reported for the same instruction. It depends on
the floating point values passed and whether or not they
reach the limit of their types
Dear Stéphane,
stephane eranian a écrit :
> Vincent,
>
> Hugh is right!
> Be careful than on Core i7, micro-ops are counted not instructions.
OK.
> Other users have also reported variations in the number of
> micro-ops reported for the same instruction. It depends on
> the floating point values
From: stephane eranian
Date: Wed, 7 Oct 2009 14:31:58 +0200
> What PPC does is probably the only way to do this given the interface between
> generic and machine-specific code. The one advantage I see is that it works
> inside an event group but also across event groups because that code does not
On Wed, Oct 7, 2009 at 10:46 PM, David Miller wrote:
> From: stephane eranian
> Date: Wed, 7 Oct 2009 14:31:58 +0200
>
>> What PPC does is probably the only way to do this given the interface between
>> generic and machine-specific code. The one advantage I see is that it works
>> inside an event
10 matches
Mail list logo
